1. Mailbox Client Intel® FPGA IP Release Notes

IP versions are the same as the Intel® Quartus® Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

The IP versioning scheme (X.Y.Z) number changes from one software version to another. A change in:

- X indicates a major revision of the IP. If you update your Intel Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

Related Information

- Introduction to Altera IP Cores
- Mailbox Client Intel FPGA IP User Guide
- Errata for other IP cores in the Knowledge Base
- Intel Quartus Prime Design Suite Version 18.1 Update Release Notes

1.1. Mailbox Client Intel FPGA IP Release Notes

Table 1. v19.3 2019.09.30

<table>
<thead>
<tr>
<th>Intel Quartus Prime Version</th>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>19.3</td>
<td>Added device support for Intel Agilex™ devices.</td>
<td>You can now use this IP in Intel Agilex devices.</td>
</tr>
</tbody>
</table>

Added support for an COMMAND_INVALID interrupt which indicates the command length specified the header does not match the actual command sent.

You can use this interrupt to identify incorrectly specified commands.

Changed the name of this IP from Mailbox Client Intel Stratix® 10 IP Core to Mailbox Client Intel FPGA IP.

This IP now supports both Intel Stratix 10 and Intel Agilex devices. Use the new name to find this IP in the Intel Quartus Prime software or on the web.
## 1.2. Mailbox Client Intel FPGA IP Release Notes

### Table 2. v17.1 2019.09.30

<table>
<thead>
<tr>
<th>Intel Quartus Prime Version</th>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>17.1</td>
<td>Initial release.</td>
<td>—</td>
</tr>
</tbody>
</table>