1 Low Latency 40-Gbps Ethernet IP Core Release Notes ................................................................. 3
  1.1 Low Latency 40-Gbps Ethernet IP Core v16.1 ................................................................................. 3
1 Low Latency 40-Gbps Ethernet IP Core Release Notes

Prior to the software release v16.0, the Low Latency 40-Gbps Ethernet and Low Latency 100-Gbps Ethernet IP cores were not available separately in the IP Catalog. For release notes for the Low Latency 40-Gbps Ethernet IP core for software releases v16.0 and earlier, refer to the Low Latency 40- and 100-Gbps Ethernet MAC and PHY IP Core Release Notes.

If a release note is not available for a specific IP core version, the IP core has no changes in that version. Information on the latest update releases is in the Intel Quartus Prime Design Suite Update Release Notes.

Related Links
- Low Latency 40- and 100-Gbps Ethernet MAC and PHY IP Core Release Notes
- Intel Quartus Prime Design Suite Update Release Notes

1.1 Low Latency 40-Gbps Ethernet IP Core v16.1

Table 1. Version 16.1 October 2016

<table>
<thead>
<tr>
<th>Description</th>
<th>Impact</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enhanced malformed packet handling. The IP core now ignores standard flow control pause packets if they are runt packets or have FCS errors. This change does not affect the IP core's handling of priority-based flow control packets.</td>
<td>The IP core potentially exhibits a behavior change. If you turn on standard flow control, the IP core might not process some incoming pause packets that it would previously have processed. The IP core continues to forward or drop these packets according to the setting in the RX_PAUSE_FWD register at offset 0x706.</td>
<td>Change required for UNH compliance.</td>
</tr>
<tr>
<td>Added new option for strict SFD checking. The IP provides a new parameter Enable strict SFD checking. If you turn on this parameter, the IP core checks the SFD and preamble bytes in all incoming packets for the following values:  SD = 0x05  Preamble = 0x55555555555555  Whether you turn on this parameter or not, the IP core checks for a correct Start byte (Start = 0xFB).</td>
<td>The IP core potentially exhibits a behavior change. If you turn on the new parameter, the IP core might reject some incoming packets that it would previously have processed.</td>
<td>Change required for UNH compliance.</td>
</tr>
</tbody>
</table>

Related Links
- Low Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore Function User Guide
  With this software release, the Low Latency 40-Gbps Ethernet IP core is still documented in the joint IP core user guide.
- Errata for Low Latency 40- and 100-Gbps Ethernet MAC and PHY IP core in the Knowledge Base
Older errata for the combined LL 40-100GbE IP core

- **Errata for Low Latency 40-Gbps Ethernet IP core in the Knowledge Base**
  - Newer errata for the LL 40GbE IP core only