Low Latency 100-Gbps Ethernet IP Core Release Notes

RN-1141
2017.07.07
1 Low Latency 100-Gbps Ethernet IP Core Release Notes

Prior to the software release v16.0, the Low Latency 40-Gbps Ethernet and Low Latency 100-Gbps Ethernet IP cores were not available separately in the IP Catalog. For release notes for the Low Latency 100-Gbps Ethernet IP core for software releases v16.0 and earlier, refer to the Low Latency 40- and 100-Gbps Ethernet MAC and PHY IP Core Release Notes.

If a release note is not available for a specific IP core version, the IP core has no changes in that version. Information on the latest update releases is in the Intel Quartus Prime Design Suite Update Release Notes.

Related Links
- Low Latency 40- and 100-Gbps Ethernet MAC and PHY IP Core Release Notes
- Intel Quartus Prime Design Suite Update Release Notes

1.1 Low Latency 100-Gbps Ethernet IP Core v16.1

Table 1. Version 16.1 October 2016

<table>
<thead>
<tr>
<th>Description</th>
<th>Impact</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enhanced malformed packet handling. The IP core now ignores standard flow control pause packets if they are runt packets or have FCS errors. This change does not affect the IP core's handling of priority-based flow control packets.</td>
<td>The IP core potentially exhibits a behavior change. If you turn on standard flow control, the IP core might not process some incoming pause packets that it would previously have processed. The IP core continues to or drop these packets according to the setting in the RX_PAUSE_FWD register at offset 0x706.</td>
<td>Change required for UNH compliance.</td>
</tr>
<tr>
<td>Added Reed-Solomon forward error correction (RS-FEC) option Enable RX-FEC for CAUI4 for CAUI-4 variations.</td>
<td>If you turn on the new parameter, the IP core implements RS-FEC as defined in IEEE 802.3bj-2014 clause 91.</td>
<td>New feature.</td>
</tr>
</tbody>
</table>

Related Links
- Low Latency 100-Gbps Ethernet IP Core User Guide
- Errata for Low Latency 40- and 100-Gbps Ethernet MAC and PHY IP core in the Knowledge Base
  Older errata for the combined LL 40-100Gbe IP core
- Errata for Low Latency 100-Gbps Ethernet IP core in the Knowledge Base
  Newest errata for the LL 100GBe IP core only

---

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.*