Intel® High Level Synthesis Compiler
Pro Edition

Version 21.2 Release Notes

Updated for Intel® Quartus® Prime Design Suite: 21.2
1. Intel® High Level Synthesis Compiler Pro Edition
Version 21.2 Release Notes


For the most recent Standard Edition release notes, see the Intel High Level Synthesis Compiler Standard Edition Release Notes.

About the Intel HLS Compiler Pro Edition Documentation Library

Documentation for the Intel HLS Compiler Pro Edition is split across a few publications. Use the following table to find the publication that contains the Intel HLS Compiler Pro Edition information that you are looking for:

Table 1. Intel High Level Synthesis Compiler Pro Edition Documentation Library

<table>
<thead>
<tr>
<th>Title and Description</th>
<th>PRO</th>
</tr>
</thead>
<tbody>
<tr>
<td>Release Notes</td>
<td></td>
</tr>
<tr>
<td>Provide late-breaking information about the Intel HLS Compiler.</td>
<td>Link</td>
</tr>
<tr>
<td>Getting Started Guide</td>
<td>Link</td>
</tr>
<tr>
<td>Get up and running with the Intel HLS Compiler by learning how to initialize your compiler environment and reviewing the various design examples and tutorials provided with the Intel HLS Compiler.</td>
<td>Link</td>
</tr>
<tr>
<td>User Guide</td>
<td></td>
</tr>
<tr>
<td>Provides instructions on synthesizing, verifying, and simulating intellectual property (IP) that you design for Intel FPGA products. Go through the entire development flow of your component from creating your component and testbench up to integrating your component IP into a larger system with the Intel Quartus Prime software.</td>
<td>Link</td>
</tr>
<tr>
<td>Reference Manual</td>
<td>Link</td>
</tr>
<tr>
<td>Provides reference information about the features supported by the Intel HLS Compiler. Find details on Intel HLS Compiler command options, header files, pragmas, attributes, macros, declarations, arguments, and template libraries.</td>
<td>Link</td>
</tr>
<tr>
<td>Best Practices Guide</td>
<td>Link</td>
</tr>
<tr>
<td>Provides techniques and practices that you can apply to improve the FPGA area utilization and performance of your HLS component. Typically, you apply these best practices after you verify the functional correctness of your component.</td>
<td>Link</td>
</tr>
<tr>
<td>Quick Reference</td>
<td>Link</td>
</tr>
<tr>
<td>Provides a brief summary of Intel HLS Compiler declarations and attributes on a single two-sided page.</td>
<td></td>
</tr>
</tbody>
</table>
1.1. New Features and Enhancements

The Intel High Level Synthesis Compiler Pro Edition Version 21.2 includes the following new features:

- Maintenance release. No new features added.

1.2. Changes in Software Behavior

This section documents instances where Intel HLS Compiler Pro Edition Version 21.2 features have changed from earlier releases of the compiler.

- Avalon Interconnect terminology is changing. Avalon master interfaces are now Avalon host interfaces, and Avalon slave interfaces are now Avalon agent interfaces. This terminology change affects the Intel HLS Compiler Pro Edition software as follows:
  - For Avalon memory-mapped interfaces, interfaces using the old terminology are deprecated. Interfaces using the new terminology have been introduced as replacements as follows:

<table>
<thead>
<tr>
<th>Deprecated Interface</th>
<th>Replacement Interface</th>
</tr>
</thead>
<tbody>
<tr>
<td>hls_avalon_slave_register_argument</td>
<td>hls_avalon_agent_register_argument</td>
</tr>
<tr>
<td>hls_avalon_slave_memory_argument</td>
<td>hls_avalon_agent_memory_argument</td>
</tr>
<tr>
<td>mm_master</td>
<td>mm_host</td>
</tr>
<tr>
<td>hls_avalon_slave_component</td>
<td>hls_avalon_agent_component</td>
</tr>
</tbody>
</table>

Change your designs to use the new interfaces as soon as possible.

When you compile designs that use the class mm_master, you will receive a warning message that indicates that the class is deprecated and to use mm_host instead.

- The names of some tutorials have changed to use the new terminology:

<table>
<thead>
<tr>
<th>Old Tutorial Name</th>
<th>New Tutorial Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>component_memories/attributes_on_mm_slave_arg</td>
<td>component_memories/attributes_on_mm_agent_arg</td>
</tr>
<tr>
<td>interfaces/mm_master_testbench_operators</td>
<td>interfaces/mm_host_testbench_operators</td>
</tr>
<tr>
<td>interfaces/mm_slaves</td>
<td>interfaces/mm_agents</td>
</tr>
<tr>
<td>interfaces/mm_slaves_CSR_volatile</td>
<td>interfaces/mm_agents_CSR_volatile</td>
</tr>
<tr>
<td>interfaces/mm_slaves_double_buffering</td>
<td>interfaces/mm_agents_double_buffering</td>
</tr>
<tr>
<td>interfaces/pointer_mm_master</td>
<td>interfaces/pointer_mm_host</td>
</tr>
</tbody>
</table>

- For the High-Level Design Reports, information that was available previously in tooltips is now available only through the Details panes in the reports.
1.3. Intel High Level Synthesis Compiler Pro Edition Prerequisites

The Intel HLS Compiler Pro Edition is part of the Intel Quartus® Prime Pro Edition Design Suite. You can install the Intel HLS Compiler as part of your Intel Quartus Prime software installation or install it separately. It requires Intel Quartus Prime and additional software to use.

For detailed instructions about installing Intel Quartus Prime Pro Edition software, including system requirements, prerequisites, and licensing requirements, see Intel FPGA Software Installation and Licensing.

The Intel HLS Compiler requires the following software in addition to Intel Quartus Prime:

**C++ Compiler**

On Linux, Intel HLS Compiler requires GCC 9.3.0 including the GNU C++ library and binary utilities (binutils).

This version of GCC is provided as part of your Intel HLS Compiler installation. After installing the Intel HLS Compiler, GCC 9.3.0 is available in `<quartus_installdir>/gcc`.

*Important:* The Intel HLS Compiler uses the `<quartus_installdir>/gcc` directory as its toolchain directory. Use this installation of GCC for all your HLS-related design work.

For Windows, install one of the following versions of Microsoft* Visual Studio* Professional:

- Microsoft Visual Studio 2017 Professional
- Microsoft Visual Studio 2017 Community

For the most up-to-date C++17 support, ensure that you are using the latest version of Visual Studio 2017.

*Important:* The Intel HLS Compiler software does not support versions of Microsoft Visual Studio other than those specified for the edition of the software.

**Mentor Graphics* ModelSim* Software**

On Windows and RedHat Linux systems, you can install the ModelSim* software from the Intel Quartus Prime software installer. The available options are:

- ModelSim - Intel FPGA Edition
- ModelSim - Intel FPGA Starter Edition

Alternatively, you can use your own licensed version of Mentor Graphics* ModelSim.

On Linux systems, ModelSim software requires the Red Hat* development tools packages. Additionally, any 32-bit versions of ModelSim software (including those provided with Intel Quartus Prime) require additional 32-bit libraries. The commands to install these requirements are provided in Installing the Intel HLS Compiler on Linux Systems.

For information about all the ModelSim software versions that the Intel software supports, refer to the EDA Interface Information section in the Software and Device Support Release Notes for your edition of Intel Quartus Prime Pro Edition.
### 1.4. Known Issues and Workarounds

This section provides information about known issues that affect the Intel HLS Compiler Pro Edition Version 21.2.

<table>
<thead>
<tr>
<th>Description</th>
<th>Workaround</th>
</tr>
</thead>
</table>
| When you use the deprecated class `mm_master`, the compiler emits a warning message like the following:  
  'operator[]' has been explicitly marked deprecated here  
  [[deprecated("Use mm_host instead.")]]  
  This message does not indicate which part of your code needs to change. | Avoid this warning message by using the class `mm_host`, which replaces the deprecated class `mm_master`. |
| (Windows only) Compiling a design in a directory with a long path name can result in compile failures.  
  Check the `debug.log` file for "could not find file" errors. These errors can indicate that your path is too long. | Compile the design in a directory with a short path name. |
| (Windows only) A long path for your Intel Quartus Prime installation directory can prevent you from successfully compiling and running the Intel HLS Compiler tutorials and example designs.  
  Check the `debug.log` file for "could not find file" errors. These errors can indicate that your path is too long. | Move the tutorials and examples to a short path name before trying to run them. |
| Libraries that target OpenCL® and are written in HLS cannot use streams or pipes as an interface between OpenCL code and the library written in HLS.  
  However, the library in HLS can use streams or pipes if both endpoints are within the library (for example, a stream that connects two task functions). | N/A |
| Applying the `ihc::maxburst` parameter to Avalon® Memory-Mapped host interfaces can cause your design to hang in simulation. | N/A |
| In some uncommon cases, if you have two classes whose constructors each require instances of the other class as input, the compiler might crash.  
  For example, compiling the following code snippet causes the compiler to crash: | Avoid creating a circular definition. Instead, use a pointer or reference in your copy constructor.  
  For example, transform the earlier code snippet into the following code and pass in the `struct` as a reference to the constructor: |

```cpp
struct foo;
struct bar {
  int a, b, c;
  bar() : a(0), b(0), c(0) {};
  bar(const foo x);
};
struct foo {
  int a, b, c;
  foo() : a(0), b(0), c(0) {};
  foo(const bar x) {};
};
```
<table>
<thead>
<tr>
<th>Description</th>
<th>Workaround</th>
</tr>
</thead>
<tbody>
<tr>
<td>bar::bar(const foo x) {}</td>
<td>N/A</td>
</tr>
<tr>
<td>Libraries that target OpenCL and are written in HLS might cause OpenCL kernels that include the library to have a more conservative incremental compilation.</td>
<td>Use __pragma instead of #pragma. For example, the following compiles successfully with the fpga_crossgen command: <code>c #define unroll_factor 5 int foo(int array_size) { int tmp[100]; int sum =0; //pragma unroll unroll_factor __pragma ivdep array(tmp) safelen(unroll_factor) for (int i=0;i&lt;array_size;i++) { sum+=tmp[i]; } return sum; }</code></td>
</tr>
<tr>
<td>When developing a library, if you have a #define defining a value that you use later in a #pragma, the fpga_crossgen command fails. For example, the following code cannot be compiled by the fpga_crossgen command: <code>c #define unroll_factor 5 int foo(int array_size) { int tmp[100]; int sum =0; //pragma unroll unroll_factor #pragma ivdep array(tmp) safelen(unroll_factor) for (int i=0;i&lt;array_size;i++) { sum+=tmp[i]; } return sum; }</code></td>
<td>Ensure that you use the same -march option value for both the compilation with the -c command option stage and the linking stage.</td>
</tr>
<tr>
<td>When you use the -c command option to have separate compilation and linking stages in your workflow, and if you do not specify the -march option in the linking stage (or specify a different -march option value), your linking stage might fail with or without error messages.</td>
<td>Avoid using the hls_merge memory attribute in unrolled loops. If you need to merge memories in an unrolled loop, explicitly declare an array of struct type for width merging, or declare a deeper array for depth merging. <code>c struct Type {int A; int B;}; #pragma unroll 2 for (int I = 0; I &lt; 8; I++) { hls_merge(&quot;WidthMerged&quot;, &quot;width&quot;) int MyMem1[128]; hls_merge(&quot;WidthMerged&quot;, &quot;width&quot;) int MyMem2[128]; ... hls_merge(&quot;DepthMerged&quot;, &quot;depth&quot;) int MyMem3[128]; hls_merge(&quot;DepthMerged&quot;, &quot;depth&quot;) int MyMem4[128]; ... }</code></td>
</tr>
<tr>
<td>Applying the hls_merge memory attribute to an array declared within an unrolled or partially unrolled loop causes copies of the array to be merged across the unrolled loop iterations.</td>
<td>None. When a file contains functions that are components and functions that are not components, all function-scoped variables are listed in the Function Memory List pane, but only variables from components have information about them to show in the Function Memory View pane.</td>
</tr>
<tr>
<td>In the Function Memory Viewer high-level design report, some function-scoped memories might appear as &quot;optimized away&quot;.</td>
<td>Some high-level design reports fail in Microsoft Internet Explorer*. Use one of the following browsers to view the reports: - Google Chrome* - Microsoft Edge* - Mozilla* Firefox*</td>
</tr>
</tbody>
</table>

continued...
### Description

The Loop Viewer in the High-Level Design Reports has the following restrictions:
- The behavior of stall-free clusters is not modeled in the Loop Viewer. The final latency shown in the Loop Viewer for a stall-free cluster is typically more pessimistic (that is, higher) than the actual latency of your design.
  - For a description of clustering and stall-free clusters, refer to [Clustering the Datapath](#) in the *Intel High-Level Synthesis Compiler Pro Edition Best Practices Guide*.
- Stalls from reads and writes from memory or print statements are not modeled.
- High-iteration counts (>1000) cause slow performance of the Loop Viewer.
- You cannot specify an iteration count of zero (0) in the Loop Viewer.

<table>
<thead>
<tr>
<th>Description</th>
<th>Workaround</th>
</tr>
</thead>
<tbody>
<tr>
<td>None.</td>
<td></td>
</tr>
</tbody>
</table>

Links in some reports in the High-Level Design Reports generated on Windows systems do not work.

### Workaround

Generate the High-Level Design Reports (that is, compile your code) on a Linux system.

Using a `struct` of a single `ac_int` data type in streaming interface that uses packets (`ihc::usesPackets<true>`) does not work.

For example, the following code snippet does not work:

```cpp
// class definition
class DataType {
  ac_int<155, false> data;
...}
```

```
// stream definition
typedef ihc::stream_in<DataType, 
  ihc::usesPackets<true>, 
  ihc::usesEmpty<true>, 
  > DataStreamIn;
```

To use this combination in your design, obey the following restrictions:
- The internal `ac_int` data size must be multiple of 8
- The stream interface type declaration must specify `ihc::bitsPerSymbol<8>`

For example, the following code snippet works:

```cpp
// class definition
class DataType {
  ac_int<160, false> data;
  // data width must be multiple of 8
...}
```

```
// stream definition
typedef ihc::stream_in<DataType, 
  ihc::usesPackets<true>, 
  ihc::usesEmpty<true>, 
  ihc::bitsPerSymbol<8>, 
  > DataStreamIn;
```

Ensure that you use the `ihc::hls_component_run_all` function after all of the `ihc::hls_enqueue` calls for that component to run enqueued component function calls.

When running a high-throughput simulation of your component using enqueue function calls, if you do not use the `ihc::hls_component_run_all` function to run the enqueued component calls after all of the `ihc::hls_enqueue` calls for that component, the following behaviors occur:
- In emulation, the enqueued component functions are run.
- In simulation, the enqueued component functions are not run, with no error or warning messages provided.

Ensure that you use the `ihc::hls_component_run_all` function after all of the `ihc::hls_enqueue` calls for that component to run enqueued component function calls.

---

*continued...*
### Description

Launching a task function with `ihc::launch_always_run` strips away optimization attributes applied to the task function. In the following code example, the attribute applied to the function is ignored. The High-Level Design Reports show an II of 1 for this task instead of the requested II of 4.

```cpp
hls_component_ii(4) void noop()
{
    bool sop, eop;
    int empty;
    auto const data = data_in.read(sop, eop, empty);
    data_out.write(data, sop, eop, empty);
}
component void main_component()
{
    ihc::launch<noop>();
}
```

### Workaround

To avoid stripping away the optimization, add a `while(1)` loop to the affected function and apply the corresponding control pragma to the `while(1)` loop instead of the function. The following code example shows how you can implement this change for the earlier code example:

```cpp
void noop()
{
    #pragma ii 4
    while (1)
    {
        bool sop, eop;
        int empty;
        auto const data = data_in.read(sop, eop, empty);
        data_out.write(data, sop, eop, empty);
    }
}
component void main_component()
{
    ihc::launch_always_run<noop>();
}
```

For Cyclone® V projects that contain multiple HLS components, when you use the `i++` command to compile your project to hardware (`i++ -march=CycloneV`), you might receive an error. While the error text differs depending on your project, the error signature is an Intel Quartus Prime compilation failure due to bad Verilog syntax. A module tries to use a function that the Intel Quartus Prime compiler cannot find.

If you encounter this issue, put each HLS component in a separate project.

### 1.5. Intel High Level Synthesis Compiler Pro Edition Release Notes

<table>
<thead>
<tr>
<th>Intel HLS Compiler Version</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>20.3</td>
<td>Intel High Level Synthesis Compiler Pro Edition Version 20.3 Release Notes</td>
</tr>
<tr>
<td>18.1</td>
<td>Intel High Level Synthesis Compiler Version 18.1 Release Notes</td>
</tr>
<tr>
<td>18.0</td>
<td>Intel High Level Synthesis Compiler Version 18.0 Release Notes</td>
</tr>
<tr>
<td>17.1</td>
<td>Intel High Level Synthesis Compiler Version 17.1 Release Notes</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2021.06.21</td>
<td>21.2</td>
<td>• Initial release.</td>
</tr>
</tbody>
</table>