1. E-Tile CPRI PHY Intel FPGA IP Release Notes

If a release note is not available for a specific IP version, the IP has no changes in that version. For information on IP update releases up to v18.1, refer to the *Intel Quartus® Prime Design Suite Update Release Notes*.

**Related Information**
- Intel Quartus Prime Design Suite Update Release Notes
- Introduction to Intel FPGA IP Cores
- E-tile Hard IP for Ethernet and CPRI PHY Intel FPGA IPs User Guide
- E-tile Hard IP Intel Stratix 10 FPGA IP Design Examples User Guide: Ethernet, CPRI PHY, and Dynamic Reconfiguration
- Errata for the E-Tile CPRI PHY Intel FPGA IP in the Knowledge Base

### 1.1. E-Tile CPRI PHY Intel FPGA IP v19.1

**Table 1.** v19.1 April 2019

<table>
<thead>
<tr>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initial release for Intel Stratix® 10 devices.</td>
<td>—</td>
</tr>
</tbody>
</table>

---

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel’s standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.*