1. 25G Ethernet Intel® FPGA IP Release Notes................................................................. 3
   1.1. 25G Ethernet Intel FPGA IP v19.1............................................................................. 3
   1.2. 25G Ethernet Intel FPGA IP v18.1............................................................................. 3
   1.3. 25G Ethernet Intel FPGA IP v18.0............................................................................. 4
   1.4. 25G Ethernet IP Core v17.0.................................................................................... 4
   1.5. 25G Ethernet IP Core v16.1.................................................................................... 4
1. 25G Ethernet Intel® FPGA IP Release Notes

If a release note is not available for a specific IP version, the IP has no changes in that version. For information on IP update releases up to v18.1, refer to the Intel® Quartus® Prime Design Suite Update Release Notes.

Related Information
- Intel Quartus Prime Design Suite Update Release Notes
- Introduction to Intel FPGA IP Cores
- 25G Ethernet Intel Arria® 10 FPGA IP User Guide
- 25G Ethernet Intel Arria® 10 FPGA IP Design Example User Guide
- 25G Ethernet Intel Stratix® 10 FPGA IP User Guide Archives
- 25G Ethernet Intel Stratix® 10 FPGA IP Design Example User Guide Archives
- Errata for the 25G Ethernet Intel FPGA IP in the Knowledge Base

1.1. 25G Ethernet Intel FPGA IP v19.1

Table 1.  v19.1 April 2019

<table>
<thead>
<tr>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>Added a new feature—Adaptive mode for RX PMA Adaptation:</td>
<td>These changes are optional. If you do not upgrade your IP core, it does not have this new feature.</td>
</tr>
<tr>
<td>- Added a new parameter—Enable auto adaptation triggering for RX PMA CTLE/DFE mode.</td>
<td></td>
</tr>
</tbody>
</table>

1.2. 25G Ethernet Intel FPGA IP v18.1

Table 2.  Version 18.1 September 2018

<table>
<thead>
<tr>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>Added a new feature—Elective PMA:</td>
<td>These changes are optional. If you do not upgrade your IP core, it does not have these new features.</td>
</tr>
<tr>
<td>- Added a new parameter—Core Variants.</td>
<td></td>
</tr>
<tr>
<td>- Added a new signal for 1588 Precision Time Protocol Interface—latency_sclk.</td>
<td></td>
</tr>
</tbody>
</table>

Related Information
- 25G Ethernet Intel Stratix® 10 FPGA IP User Guide
- 25G Ethernet Intel Stratix® 10 FPGA IP Design Example User Guide
- Errata for 25G Ethernet IP core in the Knowledge Base
1.3. 25G Ethernet Intel FPGA IP v18.0

Table 3. Version 18.0 May 2018

<table>
<thead>
<tr>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>Added support for the Intel Stratix® 10 device family.</td>
<td>—</td>
</tr>
</tbody>
</table>

Related Information

- 25G Ethernet Intel Stratix 10 FPGA IP User Guide
- 25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide
- Errata for 25G Ethernet IP core in the Knowledge Base

1.4. 25G Ethernet IP Core v17.0

Table 4. Version 17.0 May 2017

<table>
<thead>
<tr>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>Added shadow feature for reading statistics registers.</td>
<td>The new feature supports improved reliability in statistics counter reads. To read a statistics counter, first set the shadow request bit for that set of registers (RX or TX), and then read from a snapshot of the register. The read values stop incrementing while the shadow feature is in effect, but the underlying counters continue to increment. After you reset the request, the counters resume their accumulated values. In addition, the new register fields include parity-error status and clear bits.</td>
</tr>
</tbody>
</table>

- In TX statistics registers, replaced the CLEAR_TX_STATS register at offset 0x845 with new CNTR_TX_CONFIG register. The new register adds a shadow request and a parity-error clear bit to the bit that clears all TX statistics registers. Added new CNTR_RX_STATUS register at offset 0x846, that includes a parity-error bit and a status bit for the shadow request.

- In RX statistics registers, replaced the CLEAR_RX_STATS register at offset 0x945 with new CNTR_RX_CONFIG register. The new register adds a shadow request and a parity-error clear bit to the bit that clears all TX statistics registers. Added new CNTR_TX_STATUS register at offset 0x946, that includes a parity-error bit and a status bit for the shadow request.

- Modified RS-FEC alignment marker format to comply with the now-finalized Clause 108 of the IEEE 802.3by specification. Previously the RS-FEC feature complied with the 25G/50G Consortium Schedule 3, prior to IEEE specification finalization. The RX RS-FEC now detects and locks to both the old and new alignment markers, but the TX RS-FEC generates only the new IEEE alignment marker format.

Related Information

- 25G Ethernet IP Core User Guide
- Errata for 25G Ethernet IP core in the Knowledge Base

1.5. 25G Ethernet IP Core v16.1

Table 5. Version 16.1 October 2016

<table>
<thead>
<tr>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initial release in the Intel FPGA IP Library.</td>
<td>—</td>
</tr>
</tbody>
</table>

Related Information

- 25G Ethernet IP Core User Guide
- Errata for 25G Ethernet IP core in the Knowledge Base