Clock Control Block (ALTCLKCTRL)  
IP Core Release Notes
Contents

Clock Control Block (ALTCLKCTRL) IP Core Release Notes .................................................. 3
Clock Control Block (ALTCLKCTRL) IP Core v20.0.0 ........................................................... 3
Clock Control Block (ALTCLKCTRL) IP Core v17.0 .............................................................. 3
Clock Control Block (ALTCLKCTRL) IP Core Release Notes

If a release note is not available for a specific IP version, the IP has no changes in that version. For information on IP update releases up to v18.1, refer to the Intel® Quartus® Prime Design Suite Update Release Notes.

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

The IP version (X.Y.Z) number may change from one Intel Quartus Prime software version to another. A change in:

- X indicates a major revision of the IP. If you update your Intel Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

Related Information
- Intel Quartus Prime Design Suite Update Release Notes
- Clock Control Block (ALTCLKCTRL) IP Core User Guide
- Errata for other IP cores in the Knowledge Base

Clock Control Block (ALTCLKCTRL) IP Core v20.0.0

Table 1. v20.0.0 2020.09.28

<table>
<thead>
<tr>
<th>Intel Quartus Prime Version</th>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>20.3</td>
<td>Allow IP to be connected within the Platform Designer using the standard Platform Designer interfaces.</td>
<td>—</td>
</tr>
</tbody>
</table>

Clock Control Block (ALTCLKCTRL) IP Core v17.0

Table 2. v17.0 May 2017

<table>
<thead>
<tr>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>Added support for Intel Cyclone® 10 LP and Intel Cyclone 10 GX devices.</td>
<td>—</td>
</tr>
</tbody>
</table>

Related Information
- Introduction to Intel FPGA IP Cores
- Clock Control Block (ALTCLKCTRL) IP Core User Guide
• Errata for other IP cores in the Knowledge Base