




# External Memory Interfaces Intel® Agilex™ FPGA IP Core Release Notes

Updated for Intel® Quartus® Prime Design Suite: **20.2**

IP Version: **2.2.0**



**RN-1231 | 2020.12.18**

Latest document on the web: [PDF](#) | [HTML](#)



## Contents

---

<b>1. External Memory Interfaces Intel Agilex FPGA IP Core Release Notes.....</b>	<b>3</b>
1.1. External Memory Interfaces Intel Agilex FPGA IP v2.2.0.....	3
1.2. External Memory Interfaces Intel Agilex FPGA IP v2.1.0.....	10
1.3. External Memory Interfaces Intel Agilex FPGA IP v2.0.0.....	17



# 1. External Memory Interfaces Intel Agilex FPGA IP Core Release Notes

---

## 1.1. External Memory Interfaces Intel Agilex FPGA IP v2.2.0

**Table 1. v2.2.0 2020.06.22**

Description	Impact
Verified in the Intel® Quartus® Prime software v20.2.	Provides external memory interface IP for DDR4 and QDR-IV external memories for Intel Agilex™ devices. The tables that follow summarize speed and feature support.



Table 2. Agilex Fabric EMIF IP Speed Support Summary

Protocol	Category	Subcategory	Max Rate (Mbps/MHz)			Support Detail	-1			-2			-3							
			-1	-2	-3		S	C	T	H	S	C	T	H	S	C	T	H		
DDR4	Memory Format	UDIMM	3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)					X	X	X	X	X	X	X	X	X		
			2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)						X	X	X	X	X	X	X	X	X	
			2666/1333 (R+R)	2400/1200 (R+R)	2133/1067 (R+R)						X	X	X*	X	X	X	X	X	X*	X
			2133/1067 (2R+2R)	1866/933 (2R+2R)	1600/800 (2R+2R)						X	X	X	X	X	X	X	X	X	X
			3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)			non-3DS				X	X	X	X	X	X	X	X	X
			2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)			non-3DS				X	X	X	X	X	X	X	X	X
			2666/1333 (R+R)	2400/1200 (R+R)	2133/1067 (R+R)			non-3DS				X	X	X	X	X	X	X	X	X
		2133/1067 (2R+2R)	1866/933 (2R+2R)	1600/800 (2R+2R)			non-3DS (x8 & x4 RDIMM)				X	X	X	X	X	X	X	X	X*	
		2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)			3DS(2H & 4H)				X	X	X	X	X	X	X	X	X*	
		2133/1067 (2R+2R)	1866/933 (2R+2R)	1600/800 (2R+2R)			3DS(2H & 4H)				X	X	X	X	X	X	X	X	X*	
		3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)			x8,x4,x16,3 DS, Single rank clamshell, Single rank twin-die x16				X	X	X	X	X	X	X	X	X	
		2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)			Includes non-clamshell and dual-rank clamshell				X	X	X	X	X	X	X	X	X*	
		3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)							X	X	X	X	X	X	X	X	X*	

continued...



Protocol	Category	Subcategory	Max Rate (Mbps/MHz)			-1			-2			-3					
			-1	-2	-3	S	C	T	H	S	C	T	H	S	C	T	H
			2600/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)				X	X	X	X	X	X	X	X	X
			2600/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)				X	X	X	X***	X	X	X	X*	X**
			2133/1067 (2R+2R)	1866/933 (2R+2R)	1600/800 (2R+2R)												
QDR-IV	Memory Protocol	Component - x18	2133/1066	2133/1066	2133/1066				X	X	X	X	X	X	X	X	X
		Component - x36	2133/1066	2133/1066	2133/1066				X	X	X	X*	X	X	X	X	X*
<p>Support level key:</p> <ul style="list-style-type: none"> <li>S = simulation support</li> <li>C = compilation support</li> <li>T = timing support</li> <li>H = hardware support</li> <li>X = supported feature.</li> <li>* = Not validated by hardware.</li> <li>** = 3DS 2H is hardware validated. 3DS 4H is not hardware validated.</li> <li>*** = 3DS 4H is hardware validated. 3DS 2H is not hardware validated.</li> <li>An empty table cell indicates that the feature is not currently supported.</li> </ul>																	



**Table 3. Agilex HPS EMIF IP Speed Support Summary**

Protocol	Category	Subcategory	Max Rate (Mbps/MHz)			-1			-2			-3			Support Detail		
			-1	-2	-3	S	C	T	H	S	C	T	H	S		C	T
DDR4	Memory Format	UDIMM	3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)				X	X	X				X	X	X
		SODIMM	3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)				X	X	X				X	X	X
		RDIMM	3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)				X	X	X				X	X	X
		Component	2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)				X	X	X				X	X	X
			3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)				X	X	X				X	X	X
			2666/1333 (2R)	2666/1333 (2R)	2400/1200 (2R)				X	X	X				X	X	X
			3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)				X	X	X				X	X	X
			2666/1333 (2R)	2666/1333 (2R)	2400/1200 (2R)				X	X	X				X	X	X
			3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)				X	X	X				X	X	X
			2666/1333 (2R)	2666/1333 (2R)	2400/1200 (2R)				X	X	X				X	X	X

Support level key:

- S = simulation support
- C = compilation support
- T = timing support
- H = hardware support
- X = supported feature.
- An empty table cell indicates that the feature is not currently supported.



**Table 4. Agilex EMIF IP Feature Support Summary**

Protocol	Category	Subcategory	Supported?	S	C	T	H
DDR4	Interface Width	<=72 with DIMM	X	X	X	X	X
		<= 72 Component	X	X	X	X	X
	Controller	Hard Controller	X	X	X	X	X
	PHY	Hard PHY	X	X	X	X	X
	3DS	3DS	X (1D2R/ 1D2R only)	X	X	X	X
	Design example		X	X	X	X	X
	Rate (core)	Quarter Rate	X	X	X	X	X
	DBI	Read DBI	X	X	X	X	X
		Write DBI	X	X	X	X	X
	Mirroring	Address mirroring for odd ranks for multi rank DIMM	X	X	X	X	X
	DM	DM Pins	X	X	X	X	X
	Preamble	Read Preamble Settings	X	X	X	X	X
		Write Preamble Settings	X	X	X	X	X
	Refresh*	Temperature Controlled Refresh					
		Fine Granularity Refresh					
		Auto Self-refresh Method					
		Self-refresh					
	ODT*	Input Buffer During Power-down Mode					
	Controller	ECC	X	X	X	X	X
		Reordering	X	X	X	X	X
Auto Power-down		X	X	X	X		
User Refresh							

*continued...*



Protocol	Category	Subcategory	Supported?	S	C	T	H	
		Auto Precharge	X	X	X	X		
		Command Priority						
	Calibration	Address/Command Calibration	X	X	X	X	X	
		Multi-rank Calibration	X	X	X	X	X	
	Debug	EMIF Toolkit	X		X	X	X	
QDR-IV	Memory Protocol	Component		X	X	X	X	
	Memory Type	XP		X	X	X	X	
	Interface Width **	x18, x36 component		X	X	X	X ***	
	Controller	Soft controller		X	X	X	X	
	PHY	Hard PHY		X	X	X	X	
	Design Example	Design Example						
	Inversion	Address bus						
		Data bus						
	Calibration	Calibration		X	X	X	X	
	Rate (core)	Quarter rate		X	X	X	X	
Debug	EMIF Toolkit	supported by TG1, not TG2		X	X	X	X	
Support level key: <ul style="list-style-type: none"> <li>• S = simulation support</li> <li>• C = compilation support</li> <li>• T = timing support</li> <li>• H = hardware support</li> <li>• X = supported feature.</li> <li>• * = Not hardware validated.</li> <li>• ** = No width expansion support.</li> <li>• *** = x36 is not hardware validated.</li> <li>• An empty table cell indicates that the feature is not currently supported.</li> </ul>								

**Table 5. Agilex EMIF HPS IP Feature Support Summary**

Protocol	Category	Subcategory	Supported?	S	C	T	H
DDR4	Interface Width	<=72 with DIMM	X		X	X	X
		<= 72 Component	X		X	X	X
<i>continued...</i>							






Protocol	Category	Subcategory	Supported?	S	C	T	H	
	Controller	Hard Controller	X		X	X	X	
	PHY	Hard PHY	X		X	X	X	
	Design Example	Design Example						
	Rate (core)	Quarter Rate		X		X	X	X
		Half Rate		X		X	X	X
	DM	DM Pins	X		X	X	X	
	Preamble	Read Preamble Settings		X		X	X	X
		Write Preamble Settings		X		X	X	X
	Refresh *	Temperature Controlled Refresh						
		Fine Granularity Refresh						
		Auto Self-refresh Method						
		Self-refresh About						
	ODT *	Input Buffer During Power-down Mode						
	Controller	ECC						
		Reordering		X		X	X	X
		Auto Power-down		X		X	X	
User Refresh								
Command Priority								
Calibration	Address/Command Calibration		X		X	X	X	
Debug	EMIF Toolkit							

Support level key:

- S = simulation support
- C = compilation support
- T = timing support
- H = hardware support
- X = supported feature.
- \* = Not hardware validated.
- An empty table cell indicates that the feature is not currently supported.



**Table 6. Agilex EMIF IP Debug Support Summary**

Category	Subcategory		Supported?	
Debug Support	On-chip Debug	On-chip Debug with Soft Nios®	X	
		EMIF Toolkit	Calibration Margin	X
			Rerun Calibration	X
			Vref Margining	X
			Driver Margining with TG1	X
			Efficiency Monitor	X
			Driver Margining with TG2	
			Efficiency Monitor with TG2	X
			ODT Calibration	X
			Multi-interface Support	X
		Traffic Generator 2.0 (TG2)	Configurable address pattern	X
			Configurable data pattern	X
			Configurable command pattern / test duration	X
			GUI to configure TG2	X
			Default mode (old behavior)	X

- X = supported feature.
- An empty table cell indicates that the feature is not currently supported.

## 1.2. External Memory Interfaces Intel Agilex FPGA IP v2.1.0

**Table 7. v2.1.0 2020.04.13**

Description	Impact
Verified in the Intel Quartus Prime software v20.1.	Provides external memory interface IP for DDR4 and QDR-IV external memories for Intel Agilex devices. The tables that follow summarize speed and feature support.



Table 8. Agilex Fabric EMIF IP Speed Support Summary

Protocol	Category	Subcategory	Max Rate (Mbps/MHz)			-1			-2			-3			Support Detail							
			-1	-2	-3	S	C	T	H	S	C	T	H	S		C	T	H				
DDR4	Memory Format	UDIMM	3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)				X	X	X	X	X	X	X	X	X	X				
			2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)				X	X	X	X	X	X	X	X	X	X	X			
			2666/1333 (R+R)	2400/1200 (R+R)	2133/1067 (R+R)				X	X	X	X*	X	X	X	X	X	X	X*			
			2133/1067 (2R+2R)	1866/933 (2R+2R)	1600/800 (2R+2R)				X	X	X	X	X	X	X	X	X	X	X			
			3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)							X	X	X	X	X	X	X	X	X		
			2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)							X	X	X	X	X	X	X	X	X		
		RDIMM			2666/1333 (R+R)	2400/1200 (R+R)	2133/1067 (R+R)				X	X	X	X	X	X	X	X	X	X		
					2133/1067 (2R+2R)	1866/933 (2R+2R)	1600/800 (2R+2R)						X	X	X	X	X	X	X	X	X	
					3200/1600 (2R)	2666/1333 (2R)	2400/1200 (2R)						X	X	X	X**	X	X	X	X	X*	
		Component			2133/1067 (2R+2R)	1866/933 (2R+2R)	1600/800 (2R+2R)				X	X	X	X	X	X	X	X	X	X		
					3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)						X	X	X	X	X	X	X	X	X	
					2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)						X	X	X	X	X	X	X	X	X	X
													X	X	X	X	X	X	X	X	X	X
		LRDIMM	3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)				X	X	X	X	X	X	X	X	X	X*				

continued...



Protocol	Category	Subcategory	Max Rate (Mbps/MHz)						-1			-2			-3				
			-1	-2	-3	S	C	T	H	S	C	T	H	S	C	T	H		
QDR-IV	Memory Protocol		2600/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)				X	X	X	X	X	X	X	X	X		
			2600/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)					X	X	X	X***	X	X	X	X	X**	
			2100/1067 (2R+2R)	1866/933 (2R+2R)	1600/800 (2R+2R)														
			2133/1066	2133/1066	2133/1066					X	X	X	X	X	X	X	X	X	X
		Component - x18	2133/1066	2133/1066	2133/1066								X	X	X	X	X*		
		Component - x36	2133/1066	2133/1066	2133/1066								X	X	X	X	X*		
<p>Support level key:</p> <ul style="list-style-type: none"> <li>• S = simulation support</li> <li>• C = compilation support</li> <li>• T = timing support</li> <li>• H = hardware support</li> <li>• X = supported feature.</li> <li>• * = Not validated by hardware.</li> <li>• ** = 3DS 2H is hardware validated. 3DS 4H is not hardware validated.</li> <li>• *** = 3DS 4H is hardware validated. 3DS 2H is not hardware validated.</li> <li>• An empty table cell indicates that the feature is not currently supported.</li> </ul>																			




Table 9. Agilex HPS EMIF IP Speed Support Summary

Protocol	Category	Subcategory	Max Rate (Mbps/MHz)						Support Detail	-1			-2			-3					
			-1	-2	-3	S	C	T		H	S	C	T	H	S	C	T	H			
DDR4	Memory Format	UDIMM	3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)							X	X		X	X		X	X		
			3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)								X	X		X	X		X	X	
		RDIMM	3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)								X	X		X	X		X	X	
			2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)								X	X		X	X		X	X	
		Component	3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)										X	X		X	X		
			2666/1333 (2R)	2666/1333 (2R)	2400/1200 (2R)																

Support level key:

- S = simulation support
- C = compilation support
- T = timing support
- H = hardware support
- X = supported feature.
- An empty table cell indicates that the feature is not currently supported.



**Table 10. Agilex EMIF IP Feature Support Summary**

Protocol	Category	Subcategory	Supported?	S	C	T	H
DDR4	Interface Width	<=72 with DIMM	X	X	X	X	X
		<= 72 Component	X	X	X	X	X
	Controller	Hard Controller	X	X	X	X	X
	PHY	Hard PHY	X	X	X	X	X
	3DS	3DS	X (1D2R/1D2R only)	X	X	X	X
	Design example		X	X	X	X	X
	Rate (core)	Quarter Rate	X	X	X	X	X
	DBI	Read DBI	X	X	X	X	X
		Write DBI	X	X	X	X	X
	Mirroring	Address mirroring for odd ranks for multi rank DIMM	X	X	X	X	X
	DM	DM Pins	X	X	X	X	X
	Preamble	Read Preamble Settings	X	X	X	X	X
		Write Preamble Settings	X	X	X	X	X
	Refresh*	Temperature Controlled Refresh					
		Fine Granularity Refresh					
		Auto Self-refresh Method					
		Self-refresh					
	ODT*	Input Buffer During Power-down Mode					
	Controller	ECC	X	X	X	X	X
		Reordering	X	X	X	X	X
Auto Power-down		X	X	X	X		
User Refresh							

*continued...*



Protocol	Category	Subcategory	Supported?	S	C	T	H	
		Auto Precharge	X	X	X	X		
		Command Priority						
	Calibration	Address/ Command Calibration	X	X	X	X	X	
		Multi-rank Calibration	X	X	X	X	X	
	Debug	EMIF Toolkit	X		X	X	X	
QDR-IV	Memory Protocol	Component		X	X	X	X	
	Memory Type	XP		X	X	X	X	
	Interface Width **	x18, x36 component		X	X	X	X ***	
	Controller	Soft controller		X	X	X	X	
	PHY	Hard PHY		X	X	X	X	
	Design Example	Design Example						
	Inversion	Address bus						
		Data bus						
	Calibration	Calibration		X	X	X	X	
	Rate (core)	Quarter rate		X	X	X	X	
Debug	EMIF Toolkit	supported by TG1, not TG2		X	X	X	X	
Support level key: <ul style="list-style-type: none"> <li>• S = simulation support</li> <li>• C = compilation support</li> <li>• T = timing support</li> <li>• H = hardware support</li> <li>• X = supported feature.</li> <li>• * = Not hardware validated.</li> <li>• ** = No width expansion support.</li> <li>• *** = x36 is not hardware validated.</li> <li>• An empty table cell indicates that the feature is not currently supported.</li> </ul>								

**Table 11. Agilex EMIF HPS IP Feature Support Summary**

Protocol	Category	Subcategory	Supported?	S	C	T	H
DDR4	Interface Width	<=72 with DIMM	X		X	X	X
		<= 72 Component	X		X	X	X

*continued...*



Protocol	Category	Subcategory	Supported?	S	C	T	H	
	Controller	Hard Controller	X		X	X	X	
	PHY	Hard PHY	X		X	X	X	
	Design Example	Design Example						
	Rate (core)	Quarter Rate	X			X	X	X
		Half Rate	X			X	X	X
	DM	DM Pins	X		X	X	X	
	Preamble	Read Preamble Settings	X			X	X	X
		Write Preamble Settings	X			X	X	X
	Refresh *	Temperature Controlled Refresh						
		Fine Granularity Refresh						
		Auto Self-refresh Method						
		Self-refresh About						
	ODT *	Input Buffer During Power-down Mode						
	Controller	ECC						
		Reordering	X			X	X	X
		Auto Power-down	X			X	X	
		User Refresh						
Command Priority								
Calibration	Address/Command Calibration	X			X	X	X	
Debug	EMIF Toolkit							
<p>Support level key:</p> <ul style="list-style-type: none"> <li>• S = simulation support</li> <li>• C = compilation support</li> <li>• T = timing support</li> <li>• H = hardware support</li> </ul>								





Protocol	Category	Subcategory	Supported?	S	C	T	H
<ul style="list-style-type: none"> <li>• X = supported feature.</li> <li>• * = Not hardware validated.</li> <li>• An empty table cell indicates that the feature is not currently supported.</li> </ul>							

**Table 12. Agilex EMIF IP Debug Support Summary**

Category	Subcategory		Supported?
Debug Support	On-chip Debug	On-chip Debug with Soft Nios	
		EMIF Toolkit	Calibration Margin
	Rerun Calibration		X
	Vref Margining		X
	Driver Margining with TG1		X
	Efficiency Monitor		
	ODT Calibration		X
	Multi-interface Support		X
	Traffic Generator 2.0 (TG2)	Configurable address pattern	X
		Configurable data pattern	X
		Configurable command pattern / test duration	X
		GUI to configure TG2	X
		Default mode (old behavior)	X
<ul style="list-style-type: none"> <li>• X = supported feature.</li> <li>• An empty table cell indicates that the feature is not currently supported.</li> </ul>			

### 1.3. External Memory Interfaces Intel Agilex FPGA IP v2.0.0

**Table 13. v2.0.0 2019.12.16**

Description	Impact
Verified in the Intel Quartus Prime software v19.4.	Provides external memory interface IP for DDR4 external memory for Intel Agilex devices. The tables that follow summarize speed and feature support.



**Table 14. Agilex Fabric EMIF IP Speed Support Summary**

Protocol	Category	Subcategory	Max Rate (Mbps/MHz)			-1			-2			-3			Support Detail							
			-1	-2	-3	S	C	T	H	S	C	T	H	S		C	T	H				
DDR4	Memory Format	UDIMM	3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)				X	X	X				X	X	X					
			2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)				X	X	X				X	X	X					
			2666/1333 (R+R)	2400/1200 (R+R)	2133/1067 (R+R)																	
			2133/1067 (2R+2R)	1866/933 (2R+2R)	1600/800 (2R+2R)																	
			3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)						X	X	X				X	X	X			
			2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)						X	X	X				X	X	X			
		RDIMM			2666/1333 (R+R)	2400/1200 (R+R)	2133/1067 (R+R)				X	X	X				X	X	X			
					2133/1067 (2R+2R)	1866/933 (2R+2R)	1600/800 (2R+2R)															
					2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)															
					2133/1067 (2R+2R)	1866/933 (2R+2R)	1600/800 (2R+2R)															
					3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)												X	X	X	
					2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)												X	X	X	
Component			3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)										X	X	X					
			2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)																	
			2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)																	

Support level key:

*continued...*



Protocol	Category	Subcategory	Max Rate (Mbps/MHz)			Support Detail			-1			-2			-3				
			-1	-2	-3	S	C	T	H	S	C	T	H	S	C	T	H		

• S = simulation support  
 • C = compilation support  
 • T = timing support  
 • H = hardware support  
 • X = supported feature.  
 • An empty table cell indicates that the feature is not currently supported.



**Table 15. Agilex HPS EMIF IP Speed Support Summary**

Protocol	Category	Subcategory	Max Rate (Mbps/MHz)			-1			-2			-3			Support Detail					
			-1	-2	-3	S	C	T	H	S	C	T	H	S		C	T	H		
DDR4	Memory Format	UDIMM	3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)				X	X	X		X	X	X		X	X	X	
			3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)				X	X	X		X	X	X	X		X	X	X
		RDIMM	3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)									X	X	X		X	X	X
			2666/1333 (2R)	2400/1200 (2R)	2133/1067 (2R)									X	X	X		X	X	X
		Component	3200/1600 (1R)	2666/1333 (1R)	2400/1200 (1R)				X	X	X		X	X		X	X	X	X	
			2666/1333 (2R)	2666/1333 (2R)	2400/1200 (2R)															

Support level key:

- S = simulation support
- C = compilation support
- T = timing support
- H = hardware support
- X = supported feature.
- An empty table cell indicates that the feature is not currently supported.



**Table 16. Agilex EMIF IP Feature Support Summary**

Protocol	Category	Subcategory	Supported?	S	C	T	H
DDR4	Interface Width	<=72 with DIMM	X	X	X	X	X
		<= 72 Component	X	X	X	X	X
	Controller	Hard Controller	X	X	X	X	X
	PHY	Hard PHY	X	X	X	X	X
	3DS	3DS	X (1D2R only)	X	X	X	
	Design example		X	X	X	X	X
	Rate (core)	Quarter Rate	X	X	X	X	X
	DBI	Read DBI	X	X	X	X	X
		Write DBI	X	X	X	X	X
	Mirroring	Address mirroring for odd ranks for multi ranks DIMM	X	X	X	X	X
	DM	DM Pins	X	X	X	X	X
	Preamble	Read Preamble Settings	X	X	X	X	X
		Write Preamble Settings	X	X	X	X	X
	Refresh <sup>1</sup>	Temperature Controlled Refresh					
		Fine Granularity Refresh					
		Auto Self-refresh Method					
		Self-refresh					
	ODT <sup>1</sup>	Input Buffer During Power-down Mode					
	Controller	ECC	X	X	X	X	X
		Reordering	X	X	X	X	X
Auto Power-down		X	X	X	X		
User Refresh							

*continued...*



Protocol	Category	Subcategory	Supported?	S	C	T	H
		Auto Precharge		X	X	X	
		Command Priority					
	Calibration	Address/Command Calibration	X	X	X	X	X
		Multi-rank Calibration	X	X	X	X	X
	Debug	EMIF Toolkit	X		X	X	X
Note <sup>1</sup> : Feature not validated in hardware.							
Support level key: <ul style="list-style-type: none"> <li>S = simulation support</li> <li>C = compilation support</li> <li>T = timing support</li> <li>H = hardware support</li> <li>X = supported feature.</li> <li>An empty table cell indicates that the feature is not currently supported.</li> </ul>							

**Table 17. Agilex EMIF HPS IP Feature Support Summary**

Protocol	Category	Subcategory	Supported?	S	C	T	H
DDR4	Interface Width	<=72 with DIMM	X		X	X	X
		<= 72 Component	X		X	X	X
	Controller	Hard Controller	X		X	X	X
	PHY	Hard PHY	X		X	X	X
	Rate (core)	Quarter Rate	X		X	X	X
	DM	DM Pins <sup>1</sup>	X		X	X	X
	Preamble	Read Preamble Settings	X		X	X	X
		Write Preamble Settings	X		X	X	X
	Refresh <sup>2</sup>	Temperature Controlled Refresh					
		Fine Granularity Refresh					
		Auto Self-refresh Method					
<i>continued...</i>							



Protocol	Category	Subcategory	Supported?	S	C	T	H
		Self-refresh About					
	ODT <sup>2</sup>	Input Buffer During Power-down Mode					
	Controller	ECC					
		Reordering	X		X	X	X
		Auto Power-down	X		X	X	
	Calibration	Address/Command Calibration	X		X	X	X
	Debug	EMIF Toolkit					
<ul style="list-style-type: none"> <li>Note<sup>1</sup>: HPS EMIF always requires DM pins.</li> <li>Note<sup>2</sup>: Feature not validated in hardware.</li> </ul>							
<p>Support level key:</p> <ul style="list-style-type: none"> <li>S = simulation support</li> <li>C = compilation support</li> <li>T = timing support</li> <li>H = hardware support</li> <li>X = supported feature.</li> <li>An empty table cell indicates that the feature is not currently supported.</li> </ul>							

**Table 18. Agilex EMIF IP Debug Support Summary**

Category	Subcategory		Supported?
Debug Support	On-chip Debug	On-chip Debug with Soft Nios	
	EMIF Toolkit	Calibration Margin	X
		Rerun Calibration	X
		Vref Margining	
		Driver Margining	X
		Efficiency Monitor	
		ODT Calibration	X
		Multi-interface Support	X
<ul style="list-style-type: none"> <li>X = supported feature.</li> <li>An empty table cell indicates that the feature is not currently supported.</li> </ul>			