eSRAM Intel® Agilex™ FPGA IP Release Notes

If a release note is not available for a specific IP version, the IP has no changes in that version. For information on IP update releases up to v18.1, refer to the Intel® Quartus® Prime Design Suite Update Release Notes.

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

The IP versioning scheme (X.Y.Z) number changes from one software version to another. A change in:

- X indicates a major revision of the IP. If you update your Intel Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

Related Information
- Intel Quartus Prime Design Suite Update Release Notes
- Intel Agilex™ Embedded Memory User Guide
- Errata for the eSRAM Intel Agilex™ FPGA IP in the Knowledge Base

**eSRAM Intel Agilex™ FPGA IP v19.1.2**

Table 1. v19.1.2 2019.09.30

<table>
<thead>
<tr>
<th>Intel Quartus Prime Version</th>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>19.3</td>
<td>Initial release.</td>
<td>—</td>
</tr>
</tbody>
</table>