

# External Memory Interfaces Intel® Arria® 10 FPGA IP Core Release Notes

2019.04.01

RN-1112



Subscribe



Send Feedback

If a release note is not available for a specific IP core version, the IP core has no changes in that version. Information on the latest update releases is in the *Intel Quartus Prime Design Suite Update Release Notes*.

## Related Information

[Intel® Quartus® Prime Design Suite Update Release Notes](#)

## External Memory Interfaces Intel® Arria® 10 FPGA IP 19.1

Table 1: v19.1 April 2019

Description	Impact
Verified in the Intel® Quartus® Prime software v19.1.	—

## Related Information

- [External Memory Interfaces Intel Arria 10 FPGA IP User Guide](#)
- [External Memory Interfaces Intel Arria 10 FPGA IP Design Example User Guide](#)
- [Intel Quartus Prime Design Suite Release Notes](#)
- [Errata for Intel Arria 10 External Memory Interface IP in the Knowledge Base](#)

## External Memory Interfaces Intel Arria® 10 FPGA IP 18.1

Table 2: v18.1 September 2018

Description	Impact
Verified in the Intel Quartus Prime software v18.1.	Provides external memory interface IP for DDR3, DDR4, QDR II/II+/Xtreme, QDR-IV, RLD RAM3, and LPDDR3 protocols for Intel Arria® 10 devices.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2015  
Registered

**ALTERA**  
now part of Intel

**Related Information**

- [External Memory Interfaces Intel Arria 10 FPGA IP User Guide](#)
- [External Memory Interfaces Intel Arria 10 FPGA IP Design Example User Guide](#)
- [Intel Quartus Prime Design Suite Release Notes](#)
- [Errata for Intel Arria 10 External Memory Interface IP in the Knowledge Base](#)

## External Memory Interfaces Intel Arria 10 FPGA IP 18.0

**Table 3: v18.0 May 2018**

Description	Impact
Verified in the Intel Quartus Prime software v18.0.	Provides external memory interface IP for DDR3, DDR4, QDR II/II+/Xtreme, QDR-IV, RLDRAM3, and LPDDR3 protocols for Intel Arria 10 devices.

**Related Information**

- [External Memory Interfaces Intel Arria 10 FPGA IP User Guide](#)
- [External Memory Interfaces Intel Arria 10 FPGA IP Design Example User Guide](#)
- [Intel Quartus Prime Design Suite Release Notes](#)
- [Errata for Intel Arria 10 External Memory Interface IP in the Knowledge Base](#)

## Intel Arria 10 External Memory Interface IP 17.1

**Table 4: v17.1 November 2017**

Description	Impact
Verified in the Intel Quartus Prime software v17.1.	—

**Related Information**

- [Intel Arria 10 External Memory Interfaces IP User Guide](#)
- [Intel Arria 10 External Memory Interfaces IP Design Example User Guide](#)
- [Intel Quartus Prime Design Suite Release Notes](#)
- [Errata for Intel Arria 10 External Memory Interface IP in the Knowledge Base](#)

## Arria 10 External Memory Interface IP 17.0

**Table 5: v17.0 May 2017**

Description	Impact
Verified in the Quartus Prime software v17.0	—

**Related Information**

- [External Memory Interface Handbook](#)
- [Errata for Arria 10 External Memory Interface IP in the Knowledge Base](#)

## Arria 10 External Memory Interface IP 16.1

**Table 6: v16.1 November 2016**

Description	Impact
Implemented fix to address hardware calibration problems with DDR4 LRDIMM interfaces. (This change is a final bit-settings change for 10AX115 devices.)	To incorporate this fix in existing DDR4 LRDIMM designs, regenerate the DDR4 IP and recompile the design.
Modified parameter editor for DDR4 RDIMM and LRDIMM to accept individual RDIMM/LRDIMM SPD data directly, without manual encoding. The IP then calculates the encoded RCD and DB configuration settings.	If you are upgrading from a previous version that uses the encoded values, those values are still accepted by the new version of the IP.
DDR3 LRDIMM usage is currently restricted. If you select LRDIMM, you will not be able to generate an external memory interface IP for DDR3.	Cannot generate EMIF IP for DDR3 LRDIMM. Contact Intel for support.

**Related Information**

- [External Memory Interface Handbook](#)
- [Errata for Arria 10 External Memory Interface IP in the Knowledge Base](#)