



50G Interlaken IP Core Release Notes

RN-1105
2016.05.02

 [Subscribe](#)

 [Send Feedback](#)



Contents

1 50G Interlaken IP Core Release Notes.....	3
1.1 50G Interlaken IP Core v16.0.....	3
1.2 50G Interlaken IP Core v15.1.....	3
1.3 50G Interlaken IP Core v15.0.....	4
1.4 50G Interlaken IP Core v14.1.....	4
1.5 50G Interlaken IP Core v14.0 Arria 10 Edition.....	4
1.6 50G Interlaken IP Core v14.0.....	5
1.7 50G Interlaken IP Core v13.1 Arria 10 Edition.....	5
1.8 50G Interlaken IP Core v13.1.....	6
1.9 50G Interlaken IP Core v13.0.....	6



1 50G Interlaken IP Core Release Notes

If a release note is not available for a specific IP core version, the IP core has no changes in that version. Information on the latest update releases is in the *Intel Quartus Prime Design Suite Update Release Notes*.

Related Links

[Intel Quartus Prime Design Suite Update Release Notes](#)

1.1 50G Interlaken IP Core v16.0

Table 1. Version 16.0 May 2016

Description	Impact	Notes
Added Example Designs tab that automatically generates both simulation and hardware example designs with the parameters you specify.	You can now download an example design to the Altera Arria 10 GX FPGA Development Kit using only the automatically generated files.	

Related Links

- [50G Interlaken MegaCore Function User Guide](#)
- [Errata for 50G Interlaken IP core in the Knowledge Base](#)

1.2 50G Interlaken IP Core v15.1

Table 2. Version 15.1 November 2015

Description	Impact	Notes
Added new Enable Native XCVR PHY ADME parameter for Arria 10 variations..	Upgrading the IP core to incorporate this feature is optional. This change does not affect the top-level signals of the IP core.	This parameter exposes control of transceiver configuration features.
Added hardware design example for Arria 10 variations.	A hardware design example is now available with Arria 10 variations of the 50G Interlaken IP core.	
Modified instructions to generate legacy testbench.		

Related Links

- [50G Interlaken MegaCore Function User Guide](#)
- [Errata for 50G Interlaken IP core in the Knowledge Base](#)

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.

ISO
9001:2008
Registered



1.3 50G Interlaken IP Core v15.0

Table 3. Version 15.0 May 2015

Description	Impact	Notes
Added new TX scrambler seed parameter.	This feature adds support for modification of the TX scrambler seed for Arria 10 variations. If your design includes multiple IP cores, you should ensure they have different TX scrambler seed values. Previously this functionality was not available for Arria 10 variations. In addition, starting in the IP core version 15.0, you must refrain from modifying the RTL parameter <code>SCRAM_CONST</code> in Stratix V and Arria V GZ variations, and use the new parameter in the Parameter Editor instead.	

Related Links

- [50G Interlaken MegaCore Function User Guide](#)
- [Errata for 50G Interlaken IP core in the Knowledge Base](#)

1.4 50G Interlaken IP Core v14.1

Table 4. Version 14.1 December 2014

Description	Impact	Notes
The Quartus II software v14.1 requires that you specify a device if your IP core targets the Arria 10 device family. If you do not specify your target Arria 10 device, the IP Upgrade tool insists that your IP core requires upgrade, but does not clarify the reason.	You must ensure that you specify a device for your v13.1 Arria 10 Edition or v14.0 Arria 10 Edition IP core variation and regenerate it in the Quartus II software v14.1.	

Related Links

- [50G Interlaken MegaCore Function User Guide](#)
- [Errata for 50G Interlaken IP core in the Knowledge Base](#)

1.5 50G Interlaken IP Core v14.0 Arria 10 Edition

Table 5. Version 14.0 Arria 10 Edition August 2014

Description	Impact	Notes
Verified in the Quartus II software v14.0 Arria 10 Edition.		

Related Links

- [50G Interlaken MegaCore Function User Guide](#)
- [Errata for 50G Interlaken IP core in the Knowledge Base](#)



1.6 50G Interlaken IP Core v14.0

Table 6. Version 14.0 June 2014

Description	Impact	Notes
New required frequency for input clock signals <code>tx_usr_clk</code> and <code>rx_usr_clk</code> is 250 MHz, and the two clocks must be driven at the same frequency. If you provide a clock with a different frequency, it must be in the range of 200 MHz to 300 MHz, and you must modify the new hidden (RTL) parameter <code>TX_USR_CLK_MHZ</code> to the new value in the files <code><instance_name>/ilk_core_50g.sv</code> for synthesis and <code><instance_name>_sim/ilk_core_50g.sv</code> for simulation.		
Upgraded to support the new IP Catalog. For more information about the IP Catalog, refer to <i>IP Catalog and Parameter Editor</i> in <i>Introduction to Altera IP Cores</i> .		
Improved resource utilization by 20% and latency by 55%.		

Related Links

- [Introduction to Altera IP Cores](#)
- [50G Interlaken MegaCore Function User Guide](#)
- [Errata for 50G Interlaken IP core in the Knowledge Base](#)

1.7 50G Interlaken IP Core v13.1 Arria 10 Edition

Table 7. Version 13.1 Arria 10 Edition December 2013

Description	Impact	Notes
Added support for Arria 10 devices. IP core variations that target an Arria 10 device have additional interfaces and design requirements.		

Table 8. 50G Interlaken IP Core Signal Changes

Signals added or modified in version 13.1 Arria 10 Edition.

Old Signal Name	New Signal Name	Notes
—	<code>tx_serial_clk</code>	New interface to external TX PLL. Relevant for Arria 10 variations only.
—	<code>tx_pll_locked</code>	
—	<code>tx_pll_powerdown</code>	
—	<code>tx_cal_busy</code>	
—	<code>reconfig_clk</code>	New Arria 10 transceiver reconfiguration interface. Relevant for Arria 10 variations only.
—	<code>reconfig_reset</code>	
—	<code>reconfig_read</code>	
—	<code>reconfig_write</code>	
—	<code>reconfig_address[12:0]</code>	
—	<code>reconfig_readdata[31:0]</code>	
—	<code>reconfig_waitrequest</code>	
—	<code>reconfig_writedata[31:0]</code>	Transceiver reconfiguration interface for Arria V and Stratix V variations. This interface is present only in Arria V and Stratix V variations (as
<code>reconfig_to_xcvr</code>	Not present in Arria 10 variations.	

continued...



Old Signal Name	New Signal Name	Notes
reconfig_from_xcvr	Not present in Arria 10 variations.	supported in past and future versions of the Quartus II software). It is not present in Arria 10 variations.

Related Links

- [50G Interlaken MegaCore Function User Guide](#)
- [Errata for 50G Interlaken IP core in the Knowledge Base](#)

1.8 50G Interlaken IP Core v13.1

Table 9. Version 13.1 November 2013

Description	Impact	Notes
Verified in the Quartus II software v13.1.		

Related Links

- [50G Interlaken MegaCore Function User Guide](#)
- [Errata for 50G Interlaken IP core in the Knowledge Base](#)

1.9 50G Interlaken IP Core v13.0

Table 10. Version 13.0 May 2013

Description	Impact	Notes
Initial release.		

Related Links

- [50G Interlaken MegaCore Function User Guide](#)
- [Errata for 50G Interlaken IP core in the Knowledge Base](#)