



Intel[®] FPGA SDK for OpenCL[™] Pro Edition

Release Notes

Updated for Intel[®] Quartus[®] Prime Design Suite: **18.0**



RN-OCL004 | 2018.05.04

Latest document on the web: [PDF](#) | [HTML](#)



Contents

1. Intel® FPGA SDK for OpenCL™ Pro Edition Version 18.0 Release Notes.....	3
1.1. New Features and Enhancements.....	3
1.2. Operating System Support.....	4
1.3. Changes to Software Behavior.....	4
1.4. Known Issues and Workarounds.....	4
1.5. Software Issues Resolved.....	6
1.6. Software Patches Included in this Release.....	7
1.7. Document Revision History of the Intel FPGA SDK for OpenCL Pro Edition Release Notes.....	7



1. Intel® FPGA SDK for OpenCL™ Pro Edition Version 18.0 Release Notes

The *Intel® FPGA SDK for OpenCL™ Pro Edition Release Notes* provides late-breaking information about the Intel Software Development Kit (SDK) for OpenCL⁽¹⁾⁽²⁾ Pro Edition and the Intel FPGA Runtime Environment (RTE) for OpenCL Pro Edition Version 18.0.

1.1. New Features and Enhancements

The Intel FPGA SDK for OpenCL Pro Edition and the Intel FPGA RTE for OpenCL Pro Edition Version 18.0 include the following new features:

- New `-rtl` intermediate compilation option that generates `.aoco` files and then link them together to create a `.aocr` file
- New `-incremental` Intel FPGA SDK for OpenCL Offline Compiler command option for incremental compilation. The new incremental compilation feature also includes the following `aoc` command options:
 - `-incremental-group=<partition_filename>`
 - `-incremental=aggressive`
 - `-incremental-input-dir=<path_to_directory>`
 - `-incremental-flow=final-no-retry`
- New offline compiler automatic padding capability to pad local memory elements that are not a power of 2 bytes
- New `max-concurrency` pragma for optimizing loop concurrency
- New Advanced Features:
 - `RESOURCES` element in the XML specification file of the RTL module within the Intel FPGA SDK for OpenCL library
 - Intra-kernel registered assignment built-in function (`fpga_reg`)
- New `aocl_mmd_set_device_interrupt_handler` memory-mapped device (MMD) application programming interface (API) in the Intel FPGA SDK for OpenCL Custom Platform Toolkit

(1) OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of the Khronos Group™.

(2) The Intel FPGA SDK for OpenCL is based on a published Khronos Specification, and has passed the Khronos Conformance Testing Process. Current conformance status can be found at www.khronos.org/conformance.



- The Intel FPGA SDK for OpenCL Pro Edition Version 18.0 includes the following early and beta features:
 - New beta fast emulator integrated into the new Intel Code Builder for OpenCL API frameworks
 - New early access Intel FPGA SDK for OpenCL Offline Compiler compilation option (`-ecc`) to enable error correction coding

1.2. Operating System Support

Information about OS support for the Intel FPGA SDK for OpenCL is available on the Operating System Support page of the Intel FPGA website.

Related Information

[Operating System Support](#)

1.3. Changes to Software Behavior

Items listed in the following table represent cases in which the behaviors of the current release of the Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL differ from the previous version.

Description	Workaround
Compiling a kernel with the <code>-c</code> intermediate compilation flag generates a <code>.aoco</code> file that contains output from the OpenCL parser only. You cannot use this <code>.aoco</code> file in combination with a <code>.cl</code> file to generate the final <code>.aocx</code> file.	Compile your kernel with the <code>-xtl</code> intermediate compilation flag instead. The offline compiler produces a <code>.aocr</code> file that you can use to generate the final <code>.aocx</code> file.
Emulator support for kernels that pass channels by reference is deprecated and will be removed on a future release.	Emulate kernels that pass channels by value instead.
The maximum number of devices has increased from 32 to 128.	—
The OpenCL runtime no longer supports the <code>CL_CONTEXT_PROGRAM_VARIABLES_TOTAL_SIZE_INTELFPGA</code> environment variable.	—
The maximum number of queues has increased from 256 to 1024.	—

Items listed in the following table represent cases in which the behaviors of the current release of the Intel FPGA SDK for OpenCL Custom Platform Toolkit and Reference Platforms differ from the previous version.

Description	Workaround
N/A	N/A

1.4. Known Issues and Workarounds

This section provides information about known issues that affect the Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL Version 18.0.



Description	Workaround
<p>OpenCL kernels with names longer than 61 characters might fail in the Quartus compiler with an error similar to the following error:</p> <pre data-bbox="280 394 820 514">Error (16045): Instance "... <long_kernel_name>_cra_slave_inst" instantiates undefined entity "<long_kernel_name>_function_cra_slave" File: <filename> Line: <linenumber></pre>	<p>Reduce the size of the OpenCL kernel name.</p>
<p>Valid OpenCL kernel pipes cannot be passed as arguments in some cases. The symptom is the runtime will receive a CL_INVALID_BUFFER_SIZE (-61) error when you enqueue your kernel.</p>	<p>Modify your design to use channels instead of pipes.</p>
<p>The emulator runtime results in an assertion error if a kernel is enqueued 16,000 times.</p>	<p>Do not enqueue a kernel more than 16,000 times.</p>
<p>OpenCL design kernel source files cannot be named kernel.cl.</p>	<p>Rename your kernel source file.</p>
<p>When alternatively using subbuffers and their parent buffers, changes written to one might not be reflected in the other.</p>	<p>Unmapping and mapping a buffer forces the subbuffers and their parent buffers to be synced. Unmapping and mapping a buffer between buffer uses should prevent this issue.</p>
<p>The OpenCL Profiler does not support kernels with multiple channel call sites. If you try to use the Profiler on such a kernel, you get the following compilation error:</p> <pre data-bbox="280 951 820 1029">***** Error: Assert failure at Pass_InsertProfilerHardware.cpp(274) ***** extsig_list.end() != it && (*it)- >has_interface_spec() FAILED</pre>	<p>Avoid using the OpenCL Profiler on a kernel that contains multiple channel call sites.</p>
<p>The Intel FPGA SDK for OpenCL Offline Compiler errors out if you pass a struct to a function, as shown in the following example:</p> <pre data-bbox="280 1140 820 1371">1: struct S{ 2: float x; 3: }; 4: 5: static inline float get_2x(struct S s){ 6: return s.x*2.0f; 7: } 8: 9: kernel void be_useful(10: global struct s * restrict p, 11: global float * restrict out){ 12: *out = get_x(*p); 13: }</pre>	<p>Pass the constituent elements of the struct to the function, as shown in the following example:</p> <pre data-bbox="865 1119 1404 1350">1: struct S{ 2: float x; 3: }; 4: 5: static inline float get_2x(float x){ 6: return x*2.0f; 7: } 8: 9: kernel void be_useful(10: global struct S * restrict p, 11: global float * restrict out){ 12: *out = get_x(p->x); 13: }</pre>
<p>After you set up the Installable Client Driver (ICD) and the FPGA Client Driver (FCD) on an Intel SoC Custom or Reference Platform, the Intel FPGA SDK for OpenCL aocl link-config and aocl linkflags utilities do not return the correct library paths.</p>	<p>To obtain the correct information on libraries and paths, concatenate the results returned by the aocl ldflags and aocl ldlibs utilities.</p>
<p>In the OpenCL runtime, making more than one OpenCL context in a multithreaded environment might cause a segmentation fault.</p>	<p>—</p>

This section provides information about known issues that affect the current release of the Intel FPGA SDK for OpenCL Custom Platform Toolkit and Reference Platforms. These issues might also affect Custom Platforms you create for use with the Intel FPGA SDK for OpenCL.



Description	Workaround
<p>Race conditions can occur between enqueue and dequeue buffer operations and host pipe operations. These conditions can result in incorrect data being read or written.</p>	<p>Manually make sure that no enqueue or dequeue buffer operations occur in parallel with host pipe API calls. A way to ensure that buffer operations to do not occur in parallel with host pipe API calls is to do buffer operations as blocking calls before the first host pipe operation and after you are certain that the last host pipe operation has been completed (for example, all the data is read back).</p>
<p>For Windows, when the host application queries the number of devices, calls to <code>clGetDeviceIDs</code> return 128 devices regardless of the actual number of devices present.</p> <p><i>Note:</i> You can find the actual available devices at the beginning of the device list returned by <code>clGetDeviceIDs</code>.</p> <p>This issue affects the Intel Arria® 10 GX FPGA Development Kit Reference Platform and the Intel Stratix® 10 GX FPGA Development Kit Reference Platform.</p>	<p>Perform one of the following workarounds:</p> <ul style="list-style-type: none"> • Rewrite the host application to limit the query for <code>clGetDeviceIDs</code> to the actual number of devices. • Rewrite the host application to use <code>clGetDeviceInfo</code> to query which devices are available. Calling <code>clGetDeviceInfo</code> with the <code>CL_DEVICE_AVAILABLE</code> flag correctly reports that extraneous devices are unavailable. • Rewrite the host application to only call <code>clCreateContext</code> with the actual number of devices. Calling <code>clCreateContext</code> with extraneous devices will fail with the error <code>CL_DEVICE_NOT_AVAILABLE</code>. • Set the environment variable <code>CL_OVERRIDE_NUM_DEVICES_INTELFPGA</code> to the correct number of devices. Doing so fixes the erroneous behavior of <code>clGetDeviceIDs</code>.

For additional known issue information for the current Intel FPGA SDK for OpenCL version, refer to the Knowledge Base web page.
[Additional Known Software Issues Affecting the Intel FPGA SDK for OpenCL Version 18.0](#)

Latest Known Intel FPGA SDK for OpenCL Software Issues

You can find known issue information for previous Intel FPGA SDK for OpenCL versions on the Knowledge Base web page.

Related Information

[Knowledge Base](#)

1.5. Software Issues Resolved

The following issues were corrected or otherwise resolved in the Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL Version 18.0.

Table 1. Issues Resolved in the Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL Version 18.0

Customer Service Request Numbers						
11214040	11333008	11338051	11342988	11343791	11347586	11356355
11358769	11360006	11361412	11371518	11375506	11376655	11378687
11384114	11386675	—	—	—	—	—



1.6. Software Patches Included in this Release

Table 2. Software Patches Included in the Intel FPGA SDK for OpenCL Version 18.0

Software Version	Patch	Customer Service Request Number
Intel FPGA SDK for OpenCL version 17.0.2	2.06cl	11384114

1.7. Document Revision History of the Intel FPGA SDK for OpenCL Pro Edition Release Notes

Document Version	Intel Quartus® Prime Version	Changes
2018.05.04	18.0	Initial release.