



# Intel® FPGA SDK for OpenCL

## Release Notes

---

***RN-OCL004***  
***2017.05.08***

Last updated for Intel® Quartus® Prime Design Suite: 17.0



**Subscribe**



**Send Feedback**



## Contents

---

<b>1 Intel® FPGA SDK for OpenCL™ Version 17.0 Release Notes.....</b>	<b>3</b>
1.1 New Features and Enhancements.....	3
1.2 Operating System Support.....	4
1.3 Changes to Software Behavior.....	4
1.4 Known Issues and Workarounds.....	5
1.5 Software Issues Resolved.....	5
1.6 Software Patches Included in this Release.....	5
1.7 Document Revision History.....	6



# 1 Intel® FPGA SDK for OpenCL™ Version 17.0 Release Notes

---

The *Intel® FPGA SDK for OpenCL™ Release Notes* provides late-breaking information about the Intel Software Development Kit (SDK) for OpenCL<sup>12</sup> and the Intel FPGA Runtime Environment (RTE) for OpenCL Version 17.0.

## 1.1 New Features and Enhancements

The Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL Version 17.0 include the following new features:

- Support for compiling encrypted OpenCL code that is provided to you. Compiling code that you encrypt yourself is not supported.
- Ubuntu Linux operating system support.
- Enhanced loop optimization with the `#pragma loop_coalesce` and `#pragma ii` compiler directives.
- Support for arbitrary precision integers up to 64 bits wide.
- Improved emulation support:
  - New emulation support for I/O channels.
  - New `--emulator-channel-depth-model` compiler option to control how closely emulation channel depth matches hardware channel depth.
  - New emulation support for `autorun` kernel attribute.
- New features in kernel report (`report.html`) viewer:
  - New summary page.
  - New component memory viewer.

---

1 OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of the Khronos Group™.

2 The Intel FPGA SDK for OpenCL is based on a published Khronos Specification, and has passed the Khronos Conformance Testing Process. Current conformance status can be found at [www.khronos.org/conformance](http://www.khronos.org/conformance).



- New `bank_bits` attribute to specify bits from a memory address to use as bank-select bits.
  - Updated Profiler GUI with tab to display source code. Profiler command has additional optional source code file parameter.
  - Product rebranding:
    - Altera Client Driver (ACD) is now FPGA Client Driver (FCD).
    - Runtime functions renamed from `clXXXXXXXXAltera` to `clXXXXXXXXIntelFPGA`.
    - Renamed channel functions as follows:
      - Renamed `read_channel_altera` to `read_channel_intel`.
      - Renamed `write_channel_altera` to `write_channel_intel`.
      - Renamed `read_channel_nb_altera` to `read_channel_nb_intel`.
      - Renamed `write_channel_nb_altera` to `write_channel_nb_intel`.
- You can continue to use the deprecated channel functions by specifying the `-D_IHC_USE_DEPRECATED_NAMES` parameter of the `aoc` command, or by adding the `#define __IHC_USE_DEPRECATED_NAMES` macro to the top of your kernel file.
- Renamed platform related expressions as follows:
    - Renamed Platform Suffix from `Altera` to `IntelFPGA`
    - Renamed Vendor Name from `Altera Corporation` to `Intel Corporation`
    - Renamed SDK Name from `Altera OpenCL SDK` to `Intel(R) FPGA SDK for OpenCL(TM)`

## 1.2 Operating System Support

Information about OS support for the Intel FPGA SDK for OpenCL is available on the Operating System Support page of the Altera website.

### Related Links

[Operating System Support](#)

## 1.3 Changes to Software Behavior

Items listed in the following table represent cases in which the behaviors of the current release of the Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL differ from the previous version.

Description	Workaround
N/A	N/A

Items listed in the following table represent cases in which the behaviors of the current release of the Intel FPGA SDK for OpenCL Custom Platform Toolkit and Reference Platforms differ from the previous version.

Description	Workaround
N/A	N/A



## 1.4 Known Issues and Workarounds

This section provides information about known issues that affect the Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL Version 17.0.

Description	Workaround
N/A	N/A

This section provides information about known issues that affect the current release of the Intel FPGA SDK for OpenCL Custom Platform Toolkit and Reference Platforms. These issues might also affect Custom Platforms you create for use with the Intel FPGA SDK for OpenCL.

Description	Workaround
N/A	N/A

For additional known issue information for the current Intel FPGA SDK for OpenCL version, refer to the Knowledge Base web page.

[Additional Known Software Issues Affecting the Intel FPGA SDK for OpenCL Version 17.0](#)

### Latest Known Intel FPGA SDK for OpenCL Software Issues

You can find known issue information for previous Intel FPGA SDK for OpenCL versions on the Knowledge Base web page.

#### Related Links

[Knowledge Base](#)

## 1.5 Software Issues Resolved

The following issues were corrected or otherwise resolved in the Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL Version 17.0.

**Table 1. Issues Resolved in the Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL Version 17.0**

Customer Service Request Numbers		
11226385	11260485	112646607
11272585	11277099	11280203
11289468	11303447	11305424

## 1.6 Software Patches Included in this Release

**Table 2. Software Patches Included in the Intel FPGA SDK for OpenCL Version 17.0**

Software Version	Patch	Customer Service Request Number
Altera SDK for OpenCL version 16.0.1	2.02cl	11286111
Altera SDK for OpenCL version 16.0.1	2.01cl	-
Altera SDK for OpenCL version 16.0	0.03cl	-



## 1.7 Document Revision History

**Table 3. Intel FPGA SDK for OpenCL Version 17.0 Release Notes Document Revision History**

Date	Document Version	Changes
May 2017	2017.05.05	<ul style="list-style-type: none"> <li>• Revised <a href="#">New Features and Enhancements</a> on page 3 to reflect updates and enhancements made for Version 17.0.</li> <li>• Revised <a href="#">Software Issues Resolved</a> on page 5 to reflect software issues resolved with Version 17.0.</li> <li>• Revised <a href="#">Software Patches Included in this Release</a> on page 5 to reflect patches included with Version 17.0.</li> </ul>
November 2016	2016.11.07	<ul style="list-style-type: none"> <li>• Renamed document to <i>Intel FPGA SDK for OpenCL Release Notes</i></li> <li>• Included the following new features and enhancements:               <ul style="list-style-type: none"> <li>– Rebranded names for the SDK, RTE, and compiler</li> <li>– Windows 10 support</li> <li>– SVM support</li> <li>– Image array support</li> <li>– Arria 10-specific single-cycle floating-point accumulator for single work-item kernels</li> <li>– Advanced features for enhanced design configuration</li> <li>– ACD Support for installing multiple Custom Platforms</li> <li>– Bit manipulation optimization in the offline compiler</li> <li>– env SDK utility option</li> <li>– -g0 offline compiler command option</li> <li>– Arria® 10 GX FPGA Development Kit Reference Platform as part of the SDK installation</li> <li>– <b>Split read/write bursts on burst word boundary</b> parameter for the OpenCL Memory Bank Divider Qsys component in the Custom Platform Toolkit</li> <li>– HTML report (beta feature)</li> </ul> </li> <li>• For SDK users:               <ul style="list-style-type: none"> <li>– 64-bit big-endian support is deprecated and removed</li> <li>– analyze-area SDK utility option is deprecated</li> <li>– Function of the -g offline compiler command option is now part of the offline compiler's default behavior</li> <li>– Kernel and IP source code is now embedded in the .aocx file</li> <li>– You must update your host code to instruct the findPlatform() function to search for "Intel(R) FPGA SDK for OpenCL", "Intel(R) FPGA SDK", or "Intel(R) FPGA", instead of "Altera", "Altera SDK", or other similar strings</li> <li>– If you compile a kernel with both the --profile and the -g0 aoc command options, the source code of the kernel and IP will appear in the .aocx file</li> <li>– ACD and ICD are required when using Microsoft Visual Studio 2015</li> <li>– You might encounter an ip-generate FAILED error, and a qsys-archive: command not found in the .log file when you compile an Arria 10 design</li> </ul> </li> <li>• For board developers:               <ul style="list-style-type: none"> <li>– You need enable the <b>Split read/write bursts on burst word boundary</b> parameter in the OpenCL Memory Bank Divider Qsys component</li> <li>– Native Arria 10 GX FPGA Development kit must be configured by a field applications engineer or a regional support center representative before use with the SDK</li> </ul> </li> </ul>

*continued...*



Date	Document Version	Changes
May 2016	2016.05.02	<ul style="list-style-type: none"> <li>• Included the following new features and enhancements:                             <ul style="list-style-type: none"> <li>– OpenCL pipes</li> <li>– Thread-safe host runtime environment</li> <li>– <code>#pragma ivdep</code></li> <li>– Support for multi-device emulation</li> <li>– OpenCL library</li> <li>– Enhanced optimization reports</li> </ul> </li> <li>• Included the following beta features and enhancements:                             <ul style="list-style-type: none"> <li>– SVM support</li> <li>– Image array support</li> <li>– Enhanced area report</li> <li>– Arria 10-specific single-cycle floating-point accumulator for single work-item kernels</li> <li>– Advanced features for enhanced design configuration:                                     <ul style="list-style-type: none"> <li>• Kernel attributes for configuring on-chip local memory</li> <li>• Kernel attributes for reducing hardware overhead for single work-item kernels</li> <li>• Automatic kernel replication</li> </ul> </li> <li>– Altera® Arria 10 GX FPGA Development Kit Reference Platform</li> </ul> </li> </ul> <p>For AOCL users:</p> <ul style="list-style-type: none"> <li>• Noted that the AOC no longer creates a kernel-specific <code>.area</code> file that users can access.</li> <li>• For board developers, noted that the implementation of the AOCL <code>program</code> utility has changed.</li> <li>• Noted that designs targeting Arria 10 devices take longer to compile.</li> </ul> <p>For board developers:</p> <ul style="list-style-type: none"> <li>• Noted that in the <code>board_spec.xml</code> file, the <code>qsys_file</code> attribute now accepts the value <code>none</code>.</li> <li>• Advised that porting the Arria 10 GX FPGA Development Kit Reference Platform to use JTAG full-chip programming if PR does not function as expected.</li> <li>• Noted that the Forward Compatibility flow necessary for porting the Arria 10 GX FPGA Development Kit Reference Platform increases compilation time. The Forward Compatibility flow might also fail.</li> </ul>
November 2015	2015.11.02	<ul style="list-style-type: none"> <li>• Included the following production features and enhancements:                             <ul style="list-style-type: none"> <li>– Windows 8.1 support.</li> <li>– Additional double precision floating-point functions.</li> <li>– <code>--high-effort</code> AOC command option.</li> <li>– Support for ICD and ACD.</li> <li>– Sub-buffers support.</li> <li>– <code>aoc</code> command without any argument.</li> </ul> </li> <li>• Included the following beta features and enhancements: OpenCL pipes support, thread-safe host, image arrays support, and SVM support.</li> <li>• Included OpenCL Library as an early access feature.</li> <li>• Noted that there is a 64 kB lower limit on global memory allocation imposed by the runtime.</li> <li>• Noted that the AOCL is only downloadable as a tar file that also includes the Quartus® Prime software and device support.</li> <li>• Noted that you must set the <code>QUARTUS_ROOTDIR_OVERRIDE</code> environment variable to point to the correction edition of the Quartus Prime software.</li> <li>• Added emulation to the recommended setup flow for the AOCL.</li> <li>• Noted that OpenCL design examples no longer provide precompiled <code>.aocx</code> files.</li> <li>• Noted that the Emulator now supports kernels that implement pipes, including kernels that pass pipes and kernels by reference.</li> </ul>

*continued...*



Date	Document Version	Changes
		<ul style="list-style-type: none"> <li>• Noted that the <code>board_env.xml</code> file a Custom Platform must include the <code>mmdlib</code> XML element.</li> <li>• Noted that the AOCL <code>diagnose</code> utility must now support three internal calling modes.</li> <li>• Noted that installing unsigned drivers for AOCL running on Windows 8.1 might result in an error.</li> <li>• Noted that a license is not necessary to run the Altera RTE for OpenCL.</li> </ul>
May 2015	15.0.0	<ul style="list-style-type: none"> <li>• Included support for double precision floating-point functions as a new feature and listed the OpenCL-conformant functions.</li> <li>• Included the following beta features:               <ul style="list-style-type: none"> <li>– Implementation of OpenCL pipes</li> <li>– <code>--high-effort</code> Altera Offline Compiler (AOC) command option</li> <li>– OpenCL Installable Client Driver (ICD) extension support</li> <li>– Altera Client Driver (ACD)</li> </ul> </li> <li>• Noted that naming a kernel source file <code>kernel.cl</code> causes a compilation error.</li> <li>• Noted that emulation of an OpenCL kernel design targeting an SoC must be performed on a non-SoC board.</li> <li>• Noted automigration is a change in software behavior starting in 14.1.</li> <li>• Noted that declaring a <code>__constant</code> pointer kernel argument in a kernel targeting a Cyclone V device might degrade kernel performance.</li> <li>• Noted the following Profiler limitations:               <ul style="list-style-type: none"> <li>– Do not include spaces in directory and file names.</li> <li>– Do not use the same kernel names across different <code>.aocx</code> files.</li> <li>– Adjusting the magnification of the <b>Kernel Execution</b> tab might cause subtle changes to the time scale.</li> </ul> </li> <li>• Noted that for Linux Power systems, the <code>init_openc1.sh</code> script now sets the correct paths for the <code>LD_LIBRARY_PATH</code> environment variable.</li> <li>• Noted that a third-party OpenCL SDK kernel with pipes implementation must be modified before running on the AOCL.</li> <li>• Noted that if a kernel with pipes implementation is</li> </ul>
December 2014	14.1.0	<ul style="list-style-type: none"> <li>• Included the following new features:               <ul style="list-style-type: none"> <li>– Single OpenCL license.</li> <li>– AOCL <code>uninstall</code> utility.</li> <li>– Hard floating-point support.</li> <li>– An <code>ALTERAOCLSDKROOT/init_openc1</code> script for setting environment variables transiently.</li> <li>– Custom Platform automigration as a beta functionality.</li> </ul> </li> <li>• Noted that RHEL version 5.x is no longer supported.</li> <li>• Noted that a routing error might be solved by reducing kernel size.</li> <li>• Added notice the AOCL <code>program</code> and <code>diagnose</code> utilities now support the Cyclone V SoC Development Kit (c5soc).</li> <li>• Noted that emulation is not available to kernels targeting c5soc.</li> <li>• Noted that the end of an NDRange kernel cannot include a memory barrier.</li> <li>• Noted the erroneous <code>LD_LIBRARY_PATH</code> settings in the <code>ALTERAOCLSDKROOT/init_openc1.sh</code> script for big-endian systems.</li> <li>• Added notice that improper installation of the PLDA QuickUDP IP license might result in an error message that refers to the QuickTCP IP.</li> <li>• Added change notice for the command you run to verify that CMA is enabled successfully for c5soc.</li> <li>• Noted that the AOC might generate incorrect hardware for kernels targeting a board with only one bank of memory.</li> <li>• Noted that the <code>--util &lt;N&gt;</code> and <code>-O3</code> AOC options are deprecated.</li> <li>• Noted that the <code>board_spec.xml</code> file now includes a <code>compile</code> XML element.</li> </ul>

**continued...**





Date	Document Version	Changes
		<ul style="list-style-type: none"> <li>Added notice of updated specifications for the version XML attributes in the board_env.xml and board_spec.xml files.</li> <li>Added notice about new enum value arguments for the aocl_mmd_get_offline_info MMD API call.</li> <li>Added notice about board partition in the c5soc Reference Platform.</li> <li>Added notice that you no longer need to remove the libstdc++ library files from the ALTERAOCLSDKROOT/host/linux64/lib directory.</li> </ul>
June 2014	14.0.0	<ul style="list-style-type: none"> <li>Included Cyclone V SoC support and big-endian architecture support as new features.</li> <li>Included the following new features: RTE, AOCL channels extension, optimization report for single work-item kernels, and AOCL Custom Platform.</li> <li>Included emulator and profiler as new beta features.</li> <li>Included RPM installation option for AOCL and RTE.</li> <li>Added notice that float3 argument types are supported in 14.0.</li> <li>Added notice that kernel clock reconfiguration issue during .aocx file generation is fixed in 14.0.</li> <li>Added notice that the issue with excessive memory consumption during full compilation is fixed in 14.0.</li> <li>Added deprecation notices for the --estimate-throughput and --sw-dimm-partition AOC options.</li> <li>Added deprecation notices for the num_share_resources, max_share_resources, max_unroll_loop and task kernel attributes.</li> <li>Updated Linux version support.</li> <li>Added support notice for OpenCL C++ bindings.</li> <li>Added notice that, for Windows systems, trailing slashes in include paths are illegal.</li> <li>Added notice that, for Windows systems, compilation fails if the file path to the kernel source file exceeds 260 characters in length.</li> <li>Added notice that to disable burst-interleaving for the default global memory, --no-interleaving requires a default argument.</li> <li>Added notice that AOC options for floating-point operations have been renamed (that is, --fp-relaxed and --fpc).</li> <li>Added notice that the program and flash AOCL utilities require a device name argument.</li> <li>Added notice that aocl diagnostic has been renamed to aocl diagnose. Invoking aocl diagnose queries a list of devices. Invoking aocl diagnose &lt;device_name&gt; runs board vendor's diagnostic tests on a specific board.</li> <li>Added notices of Cyclone V SoC-specific AOCL limitations.</li> <li>Added notice to exclude the num_compute_units kernel attribute in OpenCL kernel programs targeting big-endian systems.</li> <li>Added notices of the Altera SDK for OpenCL Optimization Guide and the APBPP board package have been renamed.</li> </ul>
December 2013	13.1.1	<ul style="list-style-type: none"> <li>Included multiple devices support as a new beta feature.</li> <li>Included heterogeneous memory system as a new beta feature.</li> <li>Included the --no-interleaving &lt;memory_type&gt; option of the aoc command.</li> <li>Included new buffer_location kernel attribute.</li> <li>Added notice to modify the contents of \$ALTERAOCLSDKROOT/host/linux64/lib to remove OpenCL runtime incompatibility with C++ code compiled with GCC versions 4.3 and later.</li> </ul>
<b>continued...</b>		



Date	Document Version	Changes
November 2013	13.1.0	<ul style="list-style-type: none"> <li>• Included the <code>--estimate-throughput</code> option of the <code>aoc</code> command.</li> <li>• Included new <code>task</code> kernel attribute.</li> <li>• Included restrictions on OpenCL filenames.</li> <li>• Updated installation and uninstallation instructions.</li> <li>• Updated location where OpenCL example applications can be downloaded.</li> <li>• Updated the name of the folder or directory to which the installer extracts the AOCL.</li> <li>• Updated setting of the <code>PATH</code> environment variable.</li> <li>• Updated setting to <code>LD_LIBRARY_PATH</code> environment variable.</li> <li>• Updated output of the <code>--report</code> flag of the <code>aoc</code> command.</li> <li>• Updated the AOCL support status for BittWare FPGA boards.</li> <li>• Updated the AOCL support status for kernel parameters.</li> <li>• Updated support status for <code>float3</code> argument types.</li> <li>• Included notice on premature termination of host application debugging process in GDB.</li> <li>• Included notice to modify <code>top.qsf</code> to avoid large memory consumption during full compilation.</li> </ul>
June 2013	13.0 SP1.0	<ul style="list-style-type: none"> <li>• Included new kernel attributes and new design example.</li> <li>• Updated <code>LM_LICENSE_FILE</code> setting for Windows and Linux systems.</li> <li>• Updated board driver installation instructions.</li> <li>• Updated the SDK installation instructions for Linux systems without preexisting <code>.cshrc</code> or <code>.bashrc</code> files.</li> <li>• Updated the locations of the board drivers for Nallatech and Bittware boards.</li> <li>• Updated the implementation status of the AOCL utility for the BittWare board.</li> <li>• Updated vendor and device IDs on Windows systems.</li> <li>• Updated path to design examples.</li> <li>• Updated path to the <code>moving_average</code> design example.</li> <li>• Updated flash programming instructions.</li> <li>• Updated file type support for <code>.aocx</code> files.</li> <li>• Updated support status of complex exit paths in kernel source code.</li> <li>• Added notices on figure updates in the <i>Altera SDK for OpenCL Optimization Guide</i>.</li> </ul>
May 2013	13.0.0	<ul style="list-style-type: none"> <li>• Initial Release.</li> </ul>