



Intel FPGA SDK for OpenCL

Release Notes

RN-OCL004
2016.11.07

Last updated for Quartus Prime Design Suite: 16.1

 [Subscribe](#)

 [Send Feedback](#)



Contents

1 Intel FPGA SDK for OpenCL Version 16.1 Release Notes.....	3
1.1 New Features and Enhancements.....	3
1.2 Operating System Support.....	4
1.3 Changes to Software Behavior.....	4
1.4 Known Issues and Workarounds.....	5
1.5 Software Issues Resolved.....	6
1.6 Software Patches Included in this Release.....	6
1.7 Document Revision History.....	7



1 Intel FPGA SDK for OpenCL Version 16.1 Release Notes

The *Intel® FPGA SDK for OpenCL™ Release Notes* provides late-breaking information about the Intel Software Development Kit (SDK) for OpenCL¹² and the Intel FPGA Runtime Environment (RTE) for OpenCL version 16.1.

1.1 New Features and Enhancements

The Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL version 16.1 include the following new features

- Product rebranding:
 - The Altera SDK for OpenCL is now the Intel FPGA SDK for OpenCL
 - The Altera Offline Compiler is now the Intel FPGA SDK for OpenCL Offline Compiler
 - The Altera RTE for OpenCL is now the Intel FPGA RTE for OpenCL
- Support for shared virtual memory (SVM), as outlined in the OpenCL Specification version 2.0
- Support for image arrays, as outlined in the OpenCL Specification version 1.2
- Single-cycle floating-point accumulator for single work-item kernels targeting Arria 10 devices
- Advanced features for additional control of the offline compiler, memory configuration, and design architecture:
 - Kernel attributes for configuring on-chip local memory
 - Kernel attributes for reducing the amount of overhead on a single work-item kernel's hardware usage
 - Automatic kernel replication
- Support for Windows 10
- Support for installing multiple Custom Platforms in the Altera Client Driver (ACD)
- A `-g0` offline compiler command option that removes debug data from the compiler reports and removes source code in the `.aocx` file
- An `aocl env <.aoco or .aocx file>` utility command that displays the compilation environment of a binary on-screen

1 OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of the Khronos Group™.

2 The Intel FPGA SDK for OpenCL is based on a published Khronos Specification, and has passed the Khronos Conformance Testing Process. Current conformance status can be found at www.khronos.org/conformance.



- Bit manipulation optimization in the Intel FPGA SDK for OpenCL Offline Compiler for generating more efficient hardware for designs that require bit manipulation
- Addition of the Arria® 10 GX FPGA Development Kit Reference Platform to the board directory of the Intel FPGA SDK for OpenCL installation
- New **Split read/write bursts on burst word boundary** parameter for the OpenCL Memory Bank Divider Qsys component in the Custom Platform Toolkit

The Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL version 16.1 include the following beta feature:

- HTML report that provides estimated kernel performance data (for example, area usage, loop analysis, and logical view of the system) and optimization suggestions

1.2 Operating System Support

Information about OS support for the Intel FPGA SDK for OpenCL is available on the Operating System Support page of the Altera website.

Related Links

[Operating System Support](#)

1.3 Changes to Software Behavior

Items listed in the following table represent cases in which the behaviors of the current release of the Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL differ from the previous version.

Description	Workaround
Starting in 16.1, support for 64-bit big-endian systems has been deprecated and removed.	Starting in 16.1, you cannot use the Intel FPGA RTE for OpenCL on big-endian systems such as Power PC.
Starting in 16.1, the <code>analyze-area</code> SDK utility command option has been deprecated.	Review your kernel's area usage information in the <code><your_kernel_filename>/reports/report.html</code> file.
If you use Microsoft Visual Studio 2015 to build your host application, you need the ACD, and the Installable Client Driver (ICD) from Khronos.	Prior to building your host application, perform the following tasks: <ol style="list-style-type: none"> 1. Verify that ACD and ICD are set up correctly. 2. Set up a link between the host application and the <code>OpenCL.lib</code> library. For more information, refer to the <i>Building the Host Application</i> section in the Windows chapter of the <i>Intel FPGA SDK for OpenCL Getting Started Guide</i> .
Starting in 16.1, by default, the Intel FPGA SDK for OpenCL Offline Compiler automatically includes debug data in the compiler reports and enables symbolic debug for emulation on Linux. In addition, the offline compiler automatically embeds the source code of the kernel and associated IP in the <code>.aocx</code> file.	You no longer need to include the <code>-g</code> offline compiler command option when you invoke the <code>aoc</code> command to compile your kernel. To disable the offline compiler's default behavior, that is, to remove debug data from compiler reports and embedded source code from the <code>.aocx</code> file, include the <code>-g0</code> offline compiler command option when you compile your kernel.

Items listed in the following table represent cases in which the behaviors of the current release of the Intel FPGA SDK for OpenCL Custom Platform Toolkit and Reference Platforms differ from the previous version.



Description	Workaround
<p>The OpenCL Memory Bank Divider Qsys component now includes a Split read/write bursts on burst word boundary parameter.</p> <p>This parameter enables the splitting of read and write bursts on burst word boundary.</p>	<p>Enable this parameter if Number of banks is greater than 1, and the burst reads and writes that the host controller sends to the slave port crosses burst word boundary.</p>

Related Links

[Building the Host Application in Windows](#)

1.4 Known Issues and Workarounds

This section provides information about known issues that affect the Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL version 16.1.

Description	Workaround
<p>The Altera SDK for OpenCL platform is now the Intel FPGA SDK for OpenCL platform. As a result, if the <code>cl_platform_id findPlatform(string_name)</code> function in your host code looks for "Altera", "Altera SDK", or other similar strings, the <code>findPlatform()</code> call will return a NULL value. In some cases, you might not receive a NULL value from <code>findPlatform()</code>, but you will encounter a segmentation fault when running your application.</p> <p>When running design examples from previous versions, you might encounter the following error message:</p> <pre>ERROR: Unable to find Altera OpenCL Platform</pre>	<p>Update your host code to instruct the <code>findPlatform()</code> function to search for "Intel(R) FPGA SDK for OpenCL", "Intel(R) FPGA SDK", or "Intel(R) FPGA".</p> <p>Do not limit the search string to just "Intel" because you might have other Intel platforms in your library path.</p> <p><i>Note:</i> Version 16.1 of the OpenCL design examples have been updated to search for "Intel(R) FPGA" as the platform name.</p>
<p>When profiling your kernel, if you include both the <code>--profile</code> and the <code>-g0</code> offline compiler command options in your <code>aoc</code> command, the source code of your kernel and IP will still appear in the resulting <code>.aocx</code> file.</p>	<p>You have two workaround options for removing the source code from existing <code>.aocx</code> files.</p> <p>To manually remove the source code:</p> <ol style="list-style-type: none"> 1. Run the <code>aocl binedit <.aocx file> list</code> command and find all sections that start with <code>.acl.source</code> or <code>.acl.clang_ir</code>. 2. Run the <code>aocl binedit <.aocx file> update <section> <null></code> command for every section identified in Step 1. <ul style="list-style-type: none"> • For Windows, <code><null></code> is <code>nul</code> • For Linux, <code><null></code> is <code>/dev/null</code> <p>To remove the source code automatically using the Intel-provided Perl script:</p> <ol style="list-style-type: none"> 1. Download the Perl script. 2. Unzip the <code>strip_source.zip</code> file in the current working directory and then run the <code>perl strip_source.pl <.aocx file></code> command. <p><i>Note:</i> To run the script on Windows, you must have Perl available on the command line. Ensure that you add the path to Perl to the <code>PATH</code> user environment variable setting.</p>
<p>When compiling a kernel that targets an Arria 10 device, you might encounter the <code>Error: ip-generate FAILED.</code> error and find the following error message in the <code><your_kernel_filename>.log</code> file:</p>	<p>Modify the <code>PATH</code> environment variable setting by running the following command:</p>

continued...



Description	Workaround
sh: qsys-archive: command not found	<ul style="list-style-type: none">For Windows, type <code>set PATH=%PATH%;<path_to_quartus_prime_installation_dir>\qsys\bin</code>For Linux, type <code>export PATH=\$PATH:<path_to_your_quartus_prime_installation_dir>/qsys/bin</code> For more information, refer to the Knowledge Base on the Altera website..

This section provides information about known issues that affect the current release of the Intel FPGA SDK for OpenCL Custom Platform Toolkit and Reference Platforms. These issues might also affect Custom Platforms you create for use with the Intel FPGA SDK for OpenCL.

Description	Workaround
The native Arria 10 GX FPGA Development Kit does not automatically work with the SDK.	Before using the development kit with the SDK, contact your field applications engineer or regional support center representative who will configure the development kit for you. Alternatively, contact support for assistance.

For additional known issue information for the current Intel FPGA SDK for OpenCL version, refer to the Knowledge Base webpage.

[Additional Known Software Issues Affecting the Intel FPGA SDK for OpenCL version 16.1](#)

Latest Known Intel FPGA SDK for OpenCL Software Issues

You can find known issue information for previous Intel FPGA SDK for OpenCL versions on the Knowledge Base webpage.

Related Links

[Knowledge Base](#)

1.5 Software Issues Resolved

The following issues were corrected or otherwise resolved in the Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL version 16.1.

Table 1. Issues Resolved in the Intel FPGA SDK for OpenCL Version 16.1

Description	Workaround
N/A	N/A

1.6 Software Patches Included in this Release

Table 2. Software Patches Included in the Intel FPGA SDK for OpenCL Version 16.1

Software Version	Patch
Altera SDK for OpenCL version 16.0	0.02cl



1.7 Document Revision History

Table 3. Intel FPGA SDK for OpenCL Version 16.1 Release Notes Document Revision History

Date	Document Version	Changes
November 2016	2016.11.07	<ul style="list-style-type: none"> • Renamed document to <i>Intel FPGA SDK for OpenCL Release Notes</i> • Included the following new features and enhancements: <ul style="list-style-type: none"> – Rebranded names for the SDK, RTE, and compiler – Windows 10 support – SVM support – Image array support – Arria 10-specific single-cycle floating-point accumulator for single work-item kernels – Advanced features for enhanced design configuration – ACD Support for installing multiple Custom Platforms – Bit manipulation optimization in the offline compiler – <code>env</code> SDK utility option – <code>-g0</code> offline compiler command option – Arria 10 GX FPGA Development Kit Reference Platform as part of the SDK installation – Split read/write bursts on burst word boundary parameter for the OpenCL Memory Bank Divider Qsys component in the Custom Platform Toolkit – HTML report (beta feature) • For SDK users: <ul style="list-style-type: none"> – 64-bit big-endian support is deprecated and removed – <code>analyze-area</code> SDK utility option is deprecated – Function of the <code>-g</code> offline compiler command option is now part of the offline compiler's default behavior – Kernel and IP source code is now embedded in the <code>.aocx</code> file – You must update your host code to instruct the <code>findPlatform()</code> function to search for "Intel(R) FPGA SDK for OpenCL", "Intel(R) FPGA SDK", or "Intel(R) FPGA", instead of "Altera", "Altera SDK", or other similar strings – If you compile a kernel with both the <code>--profile</code> and the <code>-g0 aoc</code> command options, the source code of the kernel and IP will appear in the <code>.aocx</code> file – ACD and ICD are required when using Microsoft Visual Studio 2015 – You might encounter an <code>ip-generate FAILED</code> error, and a <code>qsys-archive: command not found</code> in the <code>.log</code> file when you compile an Arria 10 design • For board developers: <ul style="list-style-type: none"> – You need enable the Split read/write bursts on burst word boundary parameter in the OpenCL Memory Bank Divider Qsys component – Native Arria 10 GX FPGA Development kit must be configured by a field applications engineer or a regional support center representative before use with the SDK
May 2016	2016.05.02	<ul style="list-style-type: none"> • Included the following new features and enhancements: <ul style="list-style-type: none"> – OpenCL pipes – Thread-safe host runtime environment – <code>#pragma ivdep</code> – Support for multi-device emulation – OpenCL library – Enhanced optimization reports

continued...



Date	Document Version	Changes
		<ul style="list-style-type: none"> • Included the following beta features and enhancements: <ul style="list-style-type: none"> – SVM support – Image array support – Enhanced area report – Arria 10-specific single-cycle floating-point accumulator for single work-item kernels – Advanced features for enhanced design configuration: <ul style="list-style-type: none"> • Kernel attributes for configuring on-chip local memory • Kernel attributes for reducing hardware overhead for single work-item kernels • Automatic kernel replication – Altera® Arria 10 GX FPGA Development Kit Reference Platform For AOCL users: <ul style="list-style-type: none"> • Noted that the AOC no longer creates a kernel-specific <code>.area</code> file that users can access. • For board developers, noted that the implementation of the <code>AOCL program</code> utility has changed. • Noted that designs targeting Arria 10 devices take longer to compile. For board developers: <ul style="list-style-type: none"> • Noted that in the <code>board_spec.xml</code> file, the <code>qsys_file</code> attribute now accepts the value <code>none</code>. • Advised that porting the Arria 10 GX FPGA Development Kit Reference Platform to use JTAG full-chip programming if PR does not function as expected. • Noted that the Forward Compatibility flow necessary for porting the Arria 10 GX FPGA Development Kit Reference Platform increases compilation time. The Forward Compatibility flow might also fail.
November 2015	2015.11.02	<ul style="list-style-type: none"> • Included the following production features and enhancements: <ul style="list-style-type: none"> – Windows 8.1 support. – Additional double precision floating-point functions. – <code>--high-effort</code> AOC command option. – Support for ICD and ACD. – Sub-buffers support. – <code>aoc</code> command without any argument. • Included the following beta features and enhancements: OpenCL pipes support, thread-safe host, image arrays support, and SVM support. • Included OpenCL Library as an early access feature. • Noted that there is a 64 kB lower limit on global memory allocation imposed by the runtime. • Noted that the AOCL is only downloadable as a tar file that also includes the Quartus® Prime software and device support. • Noted that you must set the <code>QUARTUS_ROOTDIR_OVERRIDE</code> environment variable to point to the correction edition of the Quartus Prime software. • Added emulation to the recommended setup flow for the AOCL. • Noted that OpenCL design examples no longer provide precompiled <code>.aocx</code> files. • Noted that the Emulator now supports kernels that implement pipes, including kernels that pass pipes and kernels by reference. • Noted that the <code>board_env.xml</code> file a Custom Platform must include the <code>mmplib</code> XML element. • Noted that the AOCL <code>diagnose</code> utility must now support three internal calling modes. • Noted that installing unsigned drivers for AOCL running on Windows 8.1 might result in an error. • Noted that a license is not necessary to run the Altera RTE for OpenCL.
continued...		



Date	Document Version	Changes
May 2015	15.0.0	<ul style="list-style-type: none"> • Included support for double precision floating-point functions as a new feature and listed the OpenCL-conformant functions. • Included the following beta features: <ul style="list-style-type: none"> – Implementation of OpenCL pipes – <code>--high-effort</code> Altera Offline Compiler (AOC) command option – OpenCL Installable Client Driver (ICD) extension support – Altera Client Driver (ACD) • Noted that naming a kernel source file <code>kernel.cl</code> causes a compilation error. • Noted that emulation of an OpenCL kernel design targeting an SoC must be performed on a non-SoC board. • Noted automigration is a change in software behavior starting in 14.1. • Noted that declaring a <code>__constant</code> pointer kernel argument in a kernel targeting a Cyclone V device might degrade kernel performance. • Noted the following Profiler limitations: <ul style="list-style-type: none"> – Do not include spaces in directory and file names. – Do not use the same kernel names across different <code>.aocx</code> files. – Adjusting the magnification of the Kernel Execution tab might cause subtle changes to the time scale. • Noted that for Linux Power systems, the <code>init_opencl.sh</code> script now sets the correct paths for the <code>LD_LIBRARY_PATH</code> environment variable. • Noted that a third-party OpenCL SDK kernel with pipes implementation must be modified before running on the AOCL. • Noted that if a kernel with pipes implementation is
December 2014	14.1.0	<ul style="list-style-type: none"> • Included the following new features: <ul style="list-style-type: none"> – Single OpenCL license. – AOCL <code>uninstall</code> utility. – Hard floating-point support. – An <code>ALTERAOCLSDKROOT/init_opencl</code> script for setting environment variables transiently. – Custom Platform automigration as a beta functionality. • Noted that RHEL version 5.x is no longer supported. • Noted that a routing error might be solved by reducing kernel size. • Added notice the AOCL <code>program</code> and <code>diagnose</code> utilities now support the Cyclone V SoC Development Kit (c5soc). • Noted that emulation is not available to kernels targeting c5soc. • Noted that the end of an NDRange kernel cannot include a memory barrier. • Noted the erroneous <code>LD_LIBRARY_PATH</code> settings in the <code>ALTERAOCLSDKROOT/init_opencl.sh</code> script for big-endian systems. • Added notice that improper installation of the PLDA QuickUDP IP license might result in an error message that refers to the QuickTCP IP. • Added change notice for the command you run to verify that CMA is enabled successfully for c5soc. • Noted that the AOC might generate incorrect hardware for kernels targeting a board with only one bank of memory. • Noted that the <code>--util <N></code> and <code>-O3</code> AOC options are deprecated. • Noted that the <code>board_spec.xml</code> file now includes a <code>compile</code> XML element. • Added notice of updated specifications for the <code>version</code> XML attributes in the <code>board_env.xml</code> and <code>board_spec.xml</code> files. • Added notice about new enum value arguments for the <code>aocl_mmd_get_offline_info</code> MMD API call. • Added notice about board partition in the c5soc Reference Platform. • Added notice that you no longer need to remove the <code>libstdc++</code> library files from the <code>ALTERAOCLSDKROOT/host/linux64/lib</code> directory.

continued...



Date	Document Version	Changes
June 2014	14.0.0	<ul style="list-style-type: none"> • Included Cyclone V SoC support and big-endian architecture support as new features. • Included the following new features: RTE, AOCL channels extension, optimization report for single work-item kernels, and AOCL Custom Platform. • Included emulator and profiler as new beta features. • Included RPM installation option for AOCL and RTE. • Added notice that <code>float3</code> argument types are supported in 14.0. • Added notice that kernel clock reconfiguration issue during <code>.aocx</code> file generation is fixed in 14.0. • Added notice that the issue with excessive memory consumption during full compilation is fixed in 14.0. • Added deprecation notices for the <code>--estimate-throughput</code> and <code>--sw-dimm-partition</code> AOC options. • Added deprecation notices for the <code>num_share_resources</code>, <code>max_share_resources</code>, <code>max_unroll_loop</code> and <code>task</code> kernel attributes. • Updated Linux version support. • Added support notice for OpenCL C++ bindings. • Added notice that, for Windows systems, trailing slashes in include paths are illegal. • Added notice that, for Windows systems, compilation fails if the file path to the kernel source file exceeds 260 characters in length. • Added notice that to disable burst-interleaving for the default global memory, <code>--no-interleaving</code> requires a default argument. • Added notice that AOC options for floating-point operations have been renamed (that is, <code>--fp-relaxed</code> and <code>--fpc</code>). • Added notice that the <code>program</code> and <code>flash</code> AOCL utilities require a device name argument. • Added notice that <code>aocl diagnostic</code> has been renamed to <code>aocl diagnose</code>. Invoking <code>aocl diagnose</code> queries a list of devices. Invoking <code>aocl diagnose <device_name></code> runs board vendor's diagnostic tests on a specific board. • Added notices of Cyclone V SoC-specific AOCL limitations. • Added notice to exclude the <code>num_compute_units</code> kernel attribute in OpenCL kernel programs targeting big-endian systems. • Added notices of the <i>Altera SDK for OpenCL Optimization Guide</i> and the APBPP board package have been renamed.
December 2013	13.1.1	<ul style="list-style-type: none"> • Included multiple devices support as a new beta feature. • Included heterogeneous memory system as a new beta feature. • Included the <code>--no-interleaving <memory_type></code> option of the <code>aoc</code> command. • Included new <code>buffer_location</code> kernel attribute. • Added notice to modify the contents of <code>\$ALTERAOCLSDKROOT/host/linux64/lib</code> to remove OpenCL runtime incompatibility with C++ code compiled with GCC versions 4.3 and later.
November 2013	13.1.0	<ul style="list-style-type: none"> • Included the <code>--estimate-throughput</code> option of the <code>aoc</code> command. • Included new <code>task</code> kernel attribute. • Included restrictions on OpenCL filenames. • Updated installation and uninstallation instructions. • Updated location where OpenCL example applications can be downloaded. • Updated the name of the folder or directory to which the installer extracts the AOCL. • Updated setting of the <code>PATH</code> environment variable. • Updated setting to <code>LD_LIBRARY_PATH</code> environment variable. • Updated output of the <code>--report</code> flag of the <code>aoc</code> command.

continued...



Date	Document Version	Changes
		<ul style="list-style-type: none"> • Updated the AOCL support status for BittWare FPGA boards. • Updated the AOCL support status for kernel parameters. • Updated support status for <code>float3</code> argument types. • Included notice on premature termination of host application debugging process in GDB. • Included notice to modify <code>top.qsf</code> to avoid large memory consumption during full compilation.
June 2013	13.0 SP1.0	<ul style="list-style-type: none"> • Included new kernel attributes and new design example. • Updated <code>LM_LICENSE_FILE</code> setting for Windows and Linux systems. • Updated board driver installation instructions. • Updated the SDK installation instructions for Linux systems without preexisting <code>.cshrc</code> or <code>.bashrc</code> files. • Updated the locations of the board drivers for Nallatech and Bittware boards. • Updated the implementation status of the AOCL utility for the BittWare board. • Updated vendor and device IDs on Windows systems. • Updated path to design examples. • Updated path to the <code>moving_average</code> design example. • Updated flash programming instructions. • Updated file type support for <code>.aocx</code> files. • Updated support status of complex exit paths in kernel source code. • Added notices on figure updates in the <i>Altera SDK for OpenCL Optimization Guide</i>.
May 2013	13.0.0	<ul style="list-style-type: none"> • Initial Release.