



CUSTOMER ADVISORY

ADV2134

Intel® Quartus® Prime Pro Software Update

Description:

Intel® is notifying customers of an important update to Intel® Quartus® Prime Pro edition software version 20.1 and later.

Table 1

Update Details	KDB Article link
<ul style="list-style-type: none">• Due to a problem in the Intel® Quartus® Prime Pro Edition software versions 20.1 and later, you may see hardware failures when using the Intel® Stratix® 10 device IOGBASE-KR PHY IP core.• This problem is because of incorrect timing constraints in the auto generated Intel® Stratix® 10 IOGBASE-KR PHY IP core Synopsys Design Constraint (SDC) file.• This problem is scheduled to be fixed in a future release of the Intel® Quartus® Prime Pro Edition software.• For further details, recommended actions, and patch links, refer to the Knowledge Base (KDB) link.	<p>Why do I see functional errors in hardware when using the Intel® Stratix® 10 IOGBASE-KR PHY IP core?</p>

Recommended Actions:

Customers are requested to review the changes and determine the impact on their designs. Refer to the relevant KDB link in Table 1.

For questions or support, please contact your local Sales representative, or submit a question or request at the My Intel support page, log-in via:

<https://www.intel.com/content/www/us/en/my-intel/fpga-sign-in.html>

Products Affected:

- Intel® Stratix® 10 GX L/H Tile device
- Intel® Stratix® 10 SX L/H Tile device
- Intel® Stratix® 10 MX L/H Tile device
- Intel® Stratix® 10 NX L/H Tile device
- Intel® Stratix® 10 TX L/H Tile device

The list of affected part numbers (OPNs) can be downloaded in Excel form:

<https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/pcn/adv2134-opn-list.xlsx>

Contact:

For more information, please contact your local Sales representative, or submit a question or request at the My Intel support page, log-in via:

<https://www.intel.com/content/www/us/en/my-intel/fpga-sign-in.html>

Customer Notifications Subscription:

Customers that subscribe to the Intel FPGA customer notification mailing list will receive the notifications automatically via email.

If you would like to receive Intel FPGA customer notifications by email, you can register to the Intel FPGA program and set up your subscription at:

<https://www.intel.com/content/www/us/en/programmable/my-intel/mal-emailsub/technical-updates.html>

Revision History

Date	Rev	Description
09/24/2021	1.0.0	Initial Release

©2021 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, Max, Nios, Quartus, Stratix, and Agilex words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Other marks and brands may be claimed as the property of others. Intel reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.