



# CUSTOMER ADVISORY

## ADV2021

### Intel® Stratix® 10 Device Datasheet, User Guides, and Reference Documents Updates

---

#### Description:

Intel® is notifying customers of important updates to Intel Stratix® 10 Device Datasheet, User Guides, and other reference documents.

Refer to Table 1 for the list of major updates and Table 2 for further details.

**Table 1**

<b>Updates</b>	<b>Reference for further details</b>
Clarification of nCONFIG Operation	Table 2; S# 1
Removal of SDMMC Configuration Scheme in Intel Stratix 10 Devices	Table 2; S# 2
Removal of estimated configuration time specification in Intel Stratix 10 Device Datasheet	Table 2; S# 3
Correction of typo error in Intel Stratix 10 Device Datasheet	Table 2; S# 4
Updated bit stream sizes for selected Intel Stratix 10 Devices	Table 2; S# 5
Updated Intel Stratix 10 GX 10M Device specifications	Table 2; S# 6

**Table 2**

<b>S#</b>	<b>Update Details</b>	<b>Updated Resource Links</b>
1.	<p><b>Clarification of nCONFIG Operation:</b></p> <p>To ensure error recovery under all circumstances, Intel recommends that you design your system to support power cycling the device if needed. In almost all use cases, asserting nCONFIG will provide adequate error recovery, however, a power cycle may be required in rare instances. A power cycle completely re-initializes the device, samples MSEL, reads the fuses and runs the SDM BootROM code.</p> <p>Device power up and power down sequences must be followed during the power cycle.</p>	<ul style="list-style-type: none"> <li>• <a href="#">Intel Stratix 10 Device Design Guidelines</a></li> <li>• <a href="#">Intel Stratix 10 Pin Connection Guidelines</a></li> <li>• <a href="#">Intel Stratix 10 Configuration User Guide</a></li> <li>• <a href="#">Intel Stratix 10 HPS Technical Reference Manual</a></li> </ul>
2.	<p><b>Removal of SDMMC Configuration Scheme in Intel Stratix 10 Devices:</b></p> <p>Intel is removing support for the SD/MMC configuration scheme for Intel Stratix 10 devices. SD/MMC is currently not enabled in the Intel Quartus Prime software for customer use.</p>	<ul style="list-style-type: none"> <li>• <a href="#">Intel Stratix 10 Device Datasheet</a></li> <li>• <a href="#">Intel Stratix 10 Device Design Guidelines</a></li> <li>• <a href="#">Intel Stratix 10 Pin Connection Guidelines</a></li> <li>• <a href="#">Intel Stratix 10 Configuration User Guide</a></li> <li>• <a href="#">Intel Stratix 10 HPS Technical Reference Manual</a></li> <li>• <a href="#">Intel Stratix 10 SoC FPGA Boot User Guide</a></li> </ul>
3.	<p><b>Estimated configuration time guidance:</b></p> <p>Maximum configuration time estimation in Table 104 and Table 105 in Intel Stratix 10 Device Datasheet has been removed.</p> <p>For guidance on estimated configuration time, refer to section 2.6 of the Intel Stratix 10 Configuration User Guide.</p>	<ul style="list-style-type: none"> <li>• <a href="#">Intel Stratix 10 Device Datasheet</a></li> <li>• <a href="#">Intel Stratix 10 Configuration User Guide</a></li> </ul>

4.	<p><b>Correction of typo error in Intel Stratix 10 Device Datasheet:</b></p> <p>Footnote (17) related to HPS_PORSEL in Intel Stratix 10 Device Datasheet has been removed.</p>	<ul style="list-style-type: none"> <li>• <a href="#">Intel Stratix 10 Device Datasheet</a></li> </ul>											
5.	<p><b>Updated bit stream sizes for selected Intel Stratix 10 Devices:</b></p> <p>Following are the bitstream size updates made in Table 103 in the Intel Stratix 10 Device Datasheet.</p> <table border="1" data-bbox="261 804 893 1142"> <thead> <tr> <th data-bbox="261 804 472 877" rowspan="2">Product Line</th> <th colspan="2" data-bbox="472 804 893 877">Compressed Configuration Bitstream Sizes (Mbits)</th> </tr> <tr> <th data-bbox="472 877 683 926">Change From</th> <th data-bbox="683 877 893 926">Change To</th> </tr> </thead> <tbody> <tr> <td data-bbox="261 926 472 999">GX400, SX400</td> <td data-bbox="472 926 683 999">127</td> <td data-bbox="683 926 893 999">79</td> </tr> <tr> <td data-bbox="261 999 472 1142">GX1650, GX2100, SX1650, SX2100</td> <td data-bbox="472 999 683 1142">379</td> <td data-bbox="683 999 893 1142">577</td> </tr> </tbody> </table>	Product Line	Compressed Configuration Bitstream Sizes (Mbits)		Change From	Change To	GX400, SX400	127	79	GX1650, GX2100, SX1650, SX2100	379	577	<ul style="list-style-type: none"> <li>• <a href="#">Intel Stratix 10 Device Datasheet</a></li> </ul>
Product Line	Compressed Configuration Bitstream Sizes (Mbits)												
	Change From	Change To											
GX400, SX400	127	79											
GX1650, GX2100, SX1650, SX2100	379	577											
6.	<p><b>Updated Intel Stratix 10 GX 10M Device specifications</b></p> <p>Intel Stratix 10 GX 10M Device specifications have been added to the Intel Stratix 10 Device Datasheet.</p>	<ul style="list-style-type: none"> <li>• <a href="#">Intel Stratix 10 Device Datasheet</a></li> </ul>											

## Recommended Actions:

Customers are requested to review the changes and determine the impact on their designs. Refer to the revision history of the updated documents for a complete list and history of updates.

For questions or support, please contact your local Sales representative, or submit a question or request at the My Intel support page, log-in via:

<https://www.intel.com/content/www/us/en/my-intel/fpga-sign-in.html>

## Products Affected:

All Intel Stratix 10 Devices.

The list of affected part numbers (OPNs) can be downloaded in Excel form:

<https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/pcn/adv2021-opn-list.xlsx>

## Change Implementation:

Table 3

Milestone	Availability
Availability of Intel Stratix 10 Device datasheet update	Now
Availability of Intel Stratix 10 Device Design Guidelines update	Now
Availability of Intel Stratix 10 Pin Connection Guidelines update	Now
Availability of Intel Stratix 10 Configuration User Guide update	Now
Availability of Intel Stratix 10 HPS Technical Reference Manual update	Now
Availability of Intel Stratix 10 SoC FPGA Boot User Guide	Now

## Contact:

For more information, please contact your local Sales representative, or submit a question or request at the My Intel support page, log-in via:

<https://www.intel.com/content/www/us/en/my-intel/fpga-sign-in.html>

## Customer Notifications Subscription:

Customers that subscribe to the Intel FPGA customer notification mailing list will receive the notifications automatically via email.

If you would like to receive Intel FPGA customer notifications by email, you can register to the Intel FPGA program and set up your subscription at:

<https://www.intel.com/content/www/us/en/programmable/my-intel/mail-emailsub/technical-updates.html>

## Revision History

Date	Rev	Description
07/10/2020	1.0.0	Initial Release

---

©2020 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, Max, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Other marks and brands may be claimed as the property of others. Intel reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.