Contents

1. Intel® FPGA SDK for OpenCL™ Intel® Arria® 10 SoC Development Kit Reference Platform Porting Guide
   1.1. Intel Arria 10 SoC Development Kit Reference Platform: Prerequisites ........................................ 3
   1.2. Features of the Intel Arria 10 SoC Development Kit Reference Platform ........................................ 4
   1.3. Intel Arria 10 SoC Development Kit Reference Platform Board Variants ...................................... 6
   1.4. Contents of the Intel Arria 10 SoC Development Kit Reference Platform ....................................... 7
   1.5. Changes in Intel Arria 10 SoC Development Kit Reference Platform from 17.0 to 17.1 ............... 9
   1.6. Changes in Intel Arria 10 SoC Development Kit Reference Platform from 17.1.2 to 18.0 ............. 10

2. Developing an Intel Arria 10 SoC Custom Platform
   2.1. Initializing an Intel Arria 10 SoC Custom Platform ........................................................................ 12
   2.2. Modifying Your Intel Arria 10 SoC Custom Platform ................................................................... 13
   2.3. Integrating Your Intel Arria 10 SoC Custom Platform with the Intel FPGA SDK for OpenCL ............... 14
   2.4. Changing the Device Part Number ................................................................................................. 14
   2.5. Modifying the Kernel PLL Reference Clock .................................................................................... 15
   2.6. Modifying the Hard Processor System ........................................................................................... 15
   2.7. Guaranteeing Timing Closure in the Intel Arria 10 SoC Custom Platform ...................................... 16
   2.8. Generating the base.qar Post-Fit Netlist for Your Intel Arria 10 SoC FPGA Custom Platform .......... 16

3. Building the Software and SD Card Image for the Intel Arria 10 SoC Custom Platform
   3.1. Compiling the Device Tree Blob .................................................................................................. 18
   3.2. Recompiling the Linux Kernel for the Intel Arria 10 SoC Development Kit .................................... 19
   3.3. Compiling and Installing the OpenCL Linux Kernel Driver ............................................................ 20
   3.4. Generating Full-Chip Programming File for SD Card Image .......................................................... 21
   3.5. Building the SD Card Image ........................................................................................................... 21
      3.5.1. Layout of the OpenCL Micro SD Card ..................................................................................... 21
      3.5.2. Guidelines on Imaging the Micro SD Card ............................................................................. 23
   3.6. Known Issues .................................................................................................................................. 23

4. Document Revision History ................................................................................................................. 25
1. Intel® FPGA SDK for OpenCL™ Intel® Arria® 10 SoC Development Kit Reference Platform Porting Guide

The *Intel® Arria® 10 SoC Development Kit Reference Platform Porting Guide* describes the procedures and design considerations for modifying the Intel Arria 10 SoC Development Kit Reference Platform (a10soc) into your own Custom Platform for use with the Intel FPGA SDK for OpenCL™ (1) (2) SDK.

1.1. Intel Arria 10 SoC Development Kit Reference Platform: Prerequisites

The *Intel Arria 10 SoC Development Kit Reference Platform Porting Guide* assumes that you are an experienced FPGA designer who is familiar with Intel's FPGA design tools and concepts.

Prerequisites for the a10soc Reference Platform:

- An Intel Arria 10 SoC-based accelerator card with working memory interfaces
  Test these interfaces together in the same design using the same version of the Intel Quartus® Prime Pro Edition software that you will use to develop your Custom Platform.
- Intel Quartus Prime Pro Edition software version 17.1
- Designing with Logic Lock Plus regions
- Intel SoC Embedded Design Suite version 17.1

General knowledge prerequisites:

- FPGA architecture, including clocking, global routing, and I/Os
- High-speed design
- Timing analysis
- Platform Designer design, and Avalon® and AXI interfaces
- Tcl scripting
- Hard processor systems (HPS)
- DDR4 external memory
- Embedded Linux development

(1) OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of the Khronos Group™.

(2) The Intel FPGA SDK for OpenCL is based on a published Khronos Specification, and has passed the Khronos Conformance Testing Process. Current conformance status can be found at www.khronos.org/conformance.
This document also assumes that you are familiar with the following Intel FPGA SDK for OpenCL-specific tools and documentation:

- Custom Platform Toolkit and the *Intel FPGA SDK for OpenCL Custom Platform Toolkit User Guide*
- *Intel FPGA SDK for OpenCL Intel Arria 10 GX FPGA Development Kit Reference Platform Porting Guide*
- *Intel FPGA SDK for OpenCL Cyclone V SoC Development Kit Reference Platform Porting Guide*

**Related Information**

- Intel FPGA SDK for OpenCL Custom Platform Toolkit User Guide
- Intel FPGA SDK for OpenCL Intel Arria 10 GX FPGA Development Kit Reference Platform Porting Guide
- Intel FPGA SDK for OpenCL Intel Cyclone V SoC Development Kit Reference Platform Porting Guide
- Intel FPGA SDK for OpenCL Intel Stratix V Network Reference Platform Porting Guide

### 1.2. Features of the Intel Arria 10 SoC Development Kit Reference Platform

Prior to designing an Intel FPGA SDK for OpenCL Custom Platform, decide on design considerations that allow you to fully utilize the available hardware on your computing card.

The Intel Arria 10 SoC Development Kit Reference Platform targets a subset of the hardware features available in the Intel Arria 10 SoC Development Kit.
Features of the a10soc Reference Platform:

- **OpenCL Host**
  The a10soc Reference Platform uses the Intel SoC HPS as the host that connects to the FPGA fabric via HPS-to-FPGA (H2F) and FPGA-to-HPS (F2H) bridges.

- **OpenCL Global Memory**
  The hardware provides two 1-gigabyte (GB) DDR4 SDRAM daughtercards that are mounted on the HiLo connectors (HPS Memory and FPGA Memory in Figure 1 on page 5).

- **FPGA Programming via Partial Reconfiguration (PR) over HPS lightweight bridge (Lw-bridge)**

- **Guaranteed Timing**
  The a10soc Reference Platform relies on the Intel Quartus Prime Pro Edition compiler to provide guaranteed timing closure. The timing-clean a10soc Reference Platform is preserved in the form of a precompiled post-fit netlist (that is, the base.qdb Intel Quartus Prime Partition Database File that is part of the base.qar Intel Quartus Prime Archive File). The Intel FPGA SDK for OpenCL Offline Compiler imports this preserved post-fit netlist into each OpenCL kernel compilation.
1.3. Intel Arria 10 SoC Development Kit Reference Platform Board Variants

The Intel Arria 10 SoC Development Kit Reference Platform includes two board variants.

- **a10soc**—targets the Intel Arria 10 SoC Development Kit with one DDR4 memory. The DDR4 memory is shared between the HPS host and the FPGA.
- **a10soc_2ddr**—targets the Intel Arria 10 SoC Development Kit with two DDR4 memories. One DDR4 memory is an added FPGA memory, and the other DDR4 memory is shared between the HPS host and the FPGA.

To compile your OpenCL kernel for a specific board variant, include the `-board=<board_name>` option in your `aoc` command.

For example: `aoc -board=a10soc_2ddr myKernel.cl`

**Related Information**

Compiling a Kernel for a Specific FPGA Board (`-board=<board_name>`)
1.4. Contents of the Intel Arria 10 SoC Development Kit Reference Platform

Familiarize yourself with the directories and files within the Intel Arria 10 SoC Development Kit Reference Platform because they are referenced throughout this document.

Table 1. Highlights of the Intel Arria 10 SoC Development Kit Reference Platform Directory

<table>
<thead>
<tr>
<th>File or Directory</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>board_env.xml</td>
<td>eXtensible Markup Language (XML) file that describes the Reference Platform to the Intel FPGA SDK for OpenCL.</td>
</tr>
<tr>
<td>hardware</td>
<td>Contains the Intel Quartus Prime project templates for the two board variants. Each a10soc Reference Platform board variant implements the entire OpenCL hardware system on a given Intel Arria 10 SoC Development Kit. See Table 2 on page 7 for a list of files in this directory.</td>
</tr>
<tr>
<td>arm32</td>
<td>Directory that contains the following:</td>
</tr>
<tr>
<td></td>
<td>• A bin subdirectory containing the SDK utilities that are specific to the Intel Arria 10 SoC Development Kit (that is, program and diagnose).</td>
</tr>
<tr>
<td></td>
<td>• A driver subdirectory containing the OpenCL Linux driver source code.</td>
</tr>
<tr>
<td></td>
<td>• A lib subdirectory containing the memory-mapped device (MMD) library that is precompiled to 32-bit Linux on ARM® Cortex®-A9 environment.</td>
</tr>
<tr>
<td>a10soc_linux_sd_card_image.tgz</td>
<td>These SD card images include the following:</td>
</tr>
<tr>
<td>a10_2ddr_linux_sd_card_image.tgz</td>
<td>• Angstrom Linux with kernel version 4.1.22ltsi</td>
</tr>
<tr>
<td></td>
<td>• OpenCL drivers for SoC</td>
</tr>
<tr>
<td></td>
<td>• Intel FPGA Runtime Environment (RTE) for OpenCL version 17.0</td>
</tr>
<tr>
<td></td>
<td>• Precompiled OpenCL examples</td>
</tr>
</tbody>
</table>

Table 2. Contents of the Board Variant Directory

The following table lists the files in the <path_to_a10soc>/hardware/<board_name> directory, where <board_name> is the name of the board variant.

<table>
<thead>
<tr>
<th>File</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>acl_kernel_interface_soc_pr.qsys</td>
<td>Platform Designer system that implements interface to kernel system in board system.</td>
</tr>
<tr>
<td>base.qsf</td>
<td>Intel Quartus Prime Settings File for the base project revision. To compile to base revision, add the -bsp-flow=base argument to aoc command (for example, aoc -bsp-flow=base myKernel.cl). Use this revision when porting the a10soc Reference Platform to your own Custom Platform. The Intel Quartus Prime Pro Edition software compiles this base project revision from source code.</td>
</tr>
<tr>
<td>base.qar</td>
<td>Intel Quartus Prime Archive File containing base.qdb, pr_base.id, and base.sdc. This file is generated by the scripts/post_flow_pr.tcl file during base revision compile, and is used during import revision compilation. base.qdb Intel Quartus Prime Database Export File the contains the precompiled netlist of the static regions of the design.</td>
</tr>
</tbody>
</table>

continued...
<table>
<thead>
<tr>
<th>File</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>pr_base.id</strong></td>
<td>Text file containing a unique number for a given base compilation that the runtime uses to determine whether it is safe to use PR programming.</td>
</tr>
<tr>
<td><strong>base.sdc</strong></td>
<td>Synopsys Design Constraints File that the Intel Quartus Prime software autogenerates during a base compilation. The base.sdc file is used in the top revision compilation to import all the timing constraints from the static region.</td>
</tr>
<tr>
<td><strong>board.qsys</strong></td>
<td>Platform Designer system that implements the board interfaces (that is, the static region) of the OpenCL hardware system.</td>
</tr>
<tr>
<td><strong>board_spec.xml</strong></td>
<td>XML file that provides the definition of the board hardware interfaces to the SDK.</td>
</tr>
<tr>
<td><strong>DMA_system.qsys</strong></td>
<td>Platform Designer system that implements DMA between HPS memory and FPGA memory in the a10soc_2ddr board variant</td>
</tr>
<tr>
<td><strong>dual_port_splitter.qsys</strong></td>
<td>Platform Designer system that splits requests on single slave to two channels. Used for utilizing two FPGA2SDRAM ports on HPS.</td>
</tr>
<tr>
<td><strong>flat.qsf</strong></td>
<td>Intel Quartus Prime Settings File for the flat project revision. This file includes all the common settings, such as pin location assignments, that are used in the other revisions of the project (that is, base, top, and top_synth). The base.qsf, top.qsf, and top_synth.qsf files include, by reference, all the settings in the flat.qsf file. The Intel Quartus Prime software compiles the flat revision with minimal location constraints. The flat revision compilation does not generate a base.qar file that you can use for future import compilations and does not implement the guaranteed timing flow.</td>
</tr>
<tr>
<td><strong>import_compile.tcl</strong></td>
<td>Tcl script for the SDK-user compilation flow (that is, import revision compilation).</td>
</tr>
<tr>
<td><strong>opencl_bsp_ip.qsf</strong></td>
<td>Intel Quartus Prime Settings File that collects all the required .ip files in a unique location. During flat and base revision compilations, the board.qsys, acl_ddr4_a10.qsys and acl_ddr4_a10_core.qsys Platform files are added to the opencl_bsp_ip.qsf file.</td>
</tr>
<tr>
<td><strong>quartus_ini</strong></td>
<td>Contains any special Intel Quartus Prime software options that you need when compiling OpenCL kernels for the a10soc Reference Platform.</td>
</tr>
<tr>
<td><strong>top.qpf</strong></td>
<td>Intel Quartus Prime Project File for the OpenCL hardware system.</td>
</tr>
<tr>
<td><strong>top.qsf</strong></td>
<td>Intel Quartus Prime Settings File for the SDK-user compilation flow.</td>
</tr>
<tr>
<td><strong>top.sdc</strong></td>
<td>Synopsys® Design Constraints File that contains board-specific timing constraints.</td>
</tr>
<tr>
<td><strong>top.v</strong></td>
<td>Top-level Verilog Design File for the OpenCL hardware system.</td>
</tr>
<tr>
<td><strong>top_post.sdc</strong></td>
<td>Platform Designer and Intel FPGA SDK for OpenCL IP-specific timing constraints.</td>
</tr>
<tr>
<td><strong>top_synth.qsf</strong></td>
<td>Intel Quartus Prime Settings File for the Intel Quartus Prime revision in which the OpenCL kernel system is synthesized.</td>
</tr>
<tr>
<td><strong>ip/freeze_wrapper.v</strong></td>
<td>Verilog Design File that implements the freeze logic placed at outputs of the PR region.</td>
</tr>
<tr>
<td><strong>ip/acl_kernel_interface_soc_pr/ &lt;file_name&gt;</strong></td>
<td>Directory containing the .ip files that the Intel Quartus Prime Pro Edition software needs to parameterize the acl_kernel_interface_soc_pr component.</td>
</tr>
</tbody>
</table>

continued...
<table>
<thead>
<tr>
<th>File</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>You must provide both the acl_kernel_interface_soc_pr.qsys file and the corresponding .ip files in this directory to the Intel Quartus Prime Pro Edition software.</td>
<td></td>
</tr>
<tr>
<td>ip/board/&lt;file_name&gt;</td>
<td>Directory containing the .ip files that the Intel Quartus Prime Pro Edition software needs to parameterize the board system. You must provide both the board.qsys file and the corresponding .ip files in this directory to the Intel Quartus Prime Pro Edition software.</td>
</tr>
<tr>
<td>ip/DMA_system/&lt;file_name&gt;</td>
<td>Directory containing the .ip files that the Intel Quartus Prime Pro Edition software needs to parameterize the DMA_system component in a10soc_2ddr board variant. You must provide both the DMA_system.qsys file and the corresponding .ip files in this directory to the Intel Quartus Prime Pro Edition software.</td>
</tr>
<tr>
<td>ip/dual_port_splitter/&lt;file_name&gt;</td>
<td>Directory containing the .ip files that the Intel Quartus Prime Pro Edition software needs to parameterize the dual_port_splitter component. You must provide both the dual_port_splitter.qsys file and the corresponding .ip files in this directory to the Intel Quartus Prime Pro Edition software.</td>
</tr>
<tr>
<td>ip/irq_controller/&lt;file_name&gt;</td>
<td>IP that receives interrupts from the OpenCL kernel system and DMA_system, and sends single IRQ to the host.</td>
</tr>
<tr>
<td>ip/mem_splitter_port/&lt;file_name&gt;</td>
<td>IP that splits requests across multiple channels on burst word boundary.</td>
</tr>
<tr>
<td>scripts/base_write_sdc.tcl</td>
<td>Tcl script that the base revision compilation uses to generate the base.sdc file that contains all the constraints collected in the base revision compilation. The Intel Quartus Prime Pro Edition software uses the base.sdc file when compiling the import (top) revision.</td>
</tr>
<tr>
<td>scripts/create_fpga_bin_pr.tcl</td>
<td>Tcl script that generates the fpga.bin file. The fpga.bin file contains all the necessary files for configuring the FPGA.</td>
</tr>
<tr>
<td>scripts/post_flow_pr.tcl</td>
<td>Tcl script that implements the guaranteed timing closure flow.</td>
</tr>
<tr>
<td>scripts/pre_flow_pr.tcl</td>
<td>Tcl script that executes before the invocation of the Intel Quartus Prime software compilation. Running the script generates the Platform Designer HDL for board.qsys and kernel_system.qsys. It also creates a unique ID for the PR base revision (that is, static region). This unique ID is stored in the pr_base.id file.</td>
</tr>
<tr>
<td>scripts/qar_ip_files.tcl</td>
<td>Tcl script that packages up base.qdb, pr_base.id and base.sdc during base revision compile.</td>
</tr>
<tr>
<td>scripts/regenerate_cache.tcl</td>
<td>Tcl script that regenerates the BAK cache file in your temporary directory.</td>
</tr>
</tbody>
</table>

### 1.5. Changes in Intel Arria 10 SoC Development Kit Reference Platform from 17.0 to 17.1

Following is a list of what has changed in a10soc Reference Platform from 17.0 to 17.1 release:

#### Table 3. Changes in a10soc Reference Platform from 17.0 to 17.1

<table>
<thead>
<tr>
<th>File</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>import_compiles.tcl</td>
<td>Updated the file for incremental and fast compile features.</td>
</tr>
<tr>
<td>board_spec.xml</td>
<td>Updated the version from 17.0 to 17.1.</td>
</tr>
</tbody>
</table>

*continued...*
### File Changes

<table>
<thead>
<tr>
<th>File</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>quartus.ini</td>
<td>Added <code>qhd_skip_pr_revision_type_check=on</code> INI to the file.</td>
</tr>
<tr>
<td>scripts/post_flow_pr.tcl</td>
<td>Updated the file to:</td>
</tr>
<tr>
<td></td>
<td>- Enable the fast compile feature.</td>
</tr>
<tr>
<td></td>
<td>- Remove manual call to <code>quartus_cpf</code> for creating PR programming file since it now done automatically in the flow.</td>
</tr>
<tr>
<td>scripts/create_fpga_bin_pr.tcl</td>
<td>Added the Quartus version as part of <code>fpga.bin</code>.</td>
</tr>
<tr>
<td>scripts/qar_ip_files.tcl</td>
<td>Updated the file to include:</td>
</tr>
<tr>
<td></td>
<td>- Changes required for renaming <code>.qsys</code> files.</td>
</tr>
<tr>
<td></td>
<td>- Changes required for moving other tcl scripts into Intel FPGA SDK for OpenCL.</td>
</tr>
<tr>
<td>scripts/regenerate_cache.tcl</td>
<td>Updated the file to include changes required to move <code>bak_flow.tcl</code> into Intel FPGA SDK for OpenCL.</td>
</tr>
<tr>
<td>scripts/bak_flow.tcl</td>
<td>Moved the file into Intel FPGA SDK for OpenCL.</td>
</tr>
<tr>
<td>scripts/helpers.tcl</td>
<td>Moved the file into Intel FPGA SDK for OpenCL.</td>
</tr>
<tr>
<td>board.qsys</td>
<td></td>
</tr>
<tr>
<td></td>
<td>- Moved the base address of PR IP from 0xcf00 to 0xcf08.</td>
</tr>
<tr>
<td></td>
<td>- Increased the <code>ACL_VERSIONID</code> to 0xA0C7C1E2 due to the PR IP address change.</td>
</tr>
<tr>
<td></td>
<td>- Synced all IPs.</td>
</tr>
<tr>
<td>hw_mmd_constants.h</td>
<td>Increased the <code>ACL_VERSIONID</code> to 0xA0C7C1E2 due to the PR IP address change.</td>
</tr>
<tr>
<td>base.qar</td>
<td>Updated the file with ACDS 17.1 static region.</td>
</tr>
</tbody>
</table>

### 1.6. Changes in Intel Arria 10 SoC Development Kit Reference Platform from 17.1.2 to 18.0

Following is a list of what has changed in a10soc Reference Platform from 17.1.2 to 18.0 release:

High-level changes include:

- Various clean up of `import_compile.tcl`, `pre_flow_pr`, `post_flow_pr`
- Clean up of old `top synth` revision (migrated to new simplified PR flow)
- Fix for write `.sdc`, in `base_write_sdc.tcl`
- AOC no longer emits `.qsys` files, it emits just Verilog HDL (`kernel_system.v`) and injects a `.qip` file into project. Changes needed:
  - Instantiate module `kernel_system` from `kernel_system.v` (in `pr_region.v` now)
  - If you use `add_pipe` in `board_spec.xml`, instantiate pipeline registers in the BSP but within the PR region (see `ip/kernel_mem` and `pr_region.v`)
Table 4. Changes in a10soc Reference Platform from 17.1.2 to 18.0

<table>
<thead>
<tr>
<th>File</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>base.qar</td>
<td>Updated with 18.0 static region.</td>
</tr>
<tr>
<td>board_spec.xml</td>
<td>Updated version, static region used resources, removed addpipe parameter, which is no longer needed.</td>
</tr>
<tr>
<td>top.qpf</td>
<td>Removed top_synth revision.</td>
</tr>
<tr>
<td>flat.qsf</td>
<td>Removal of obsolete assignments.</td>
</tr>
<tr>
<td>base.qsf</td>
<td>Removed Qsys flow.</td>
</tr>
<tr>
<td>kernel_system_inst</td>
<td>pr_region_inst</td>
</tr>
<tr>
<td>top.qsf</td>
<td>Simplified PR flow.</td>
</tr>
<tr>
<td>opencl_bsp_ip.qsf</td>
<td>Removed Qsys flow.</td>
</tr>
<tr>
<td>top.sdc</td>
<td>Removed Qsys flow.</td>
</tr>
<tr>
<td>import_compile.tcl</td>
<td>Removed Qsys flow, simplified PR flow.</td>
</tr>
<tr>
<td>ip/freeze_wrapper.v</td>
<td>Removed Qsys flow.</td>
</tr>
<tr>
<td>scripts/base_write_sdc.tcl</td>
<td>Updated to correct base.sdc ordering.</td>
</tr>
<tr>
<td>scripts/post_flow_pr.tcl</td>
<td>Updated for fast-compile</td>
</tr>
<tr>
<td>scripts/pre_flow_pr.tcl</td>
<td>Updated for fast-compile, removed Qsys flow, and cleaned up (moved some functions into OpenCL SDK).</td>
</tr>
<tr>
<td>scripts/qar_ip_files.tcl</td>
<td>Do not package up opencl_bsp_ip.qsf.</td>
</tr>
<tr>
<td>base.qar</td>
<td>Updated with 18.0 static region.</td>
</tr>
</tbody>
</table>

Files added:
- kernel_mem.qsys
- ip/pr_region.v
- ip/kernel_mem/kernel_mem_mm_bridge_0.ip

Removed files:
- top_synth.qsf, which is obsolete because of simplified PR flow.
2. Developing an Intel Arria 10 SoC Custom Platform

Use the tools available in Intel Arria 10 SoC Development Kit Reference Platform (a10soc) and the Intel FPGA SDK for OpenCL Custom Platform Toolkit together to create your own Custom Platform.

Developing your Custom Platform requires in-depth knowledge of the contents in the following documents and tools:

- Intel FPGA SDK for OpenCL Custom Platform User Guide
- Intel FPGA SDK for OpenCL Intel Arria 10 GX FPGA Development Kit Reference Platform Porting Guide
- Contents of the SDK Custom Platform Toolkit
- Cyclone V SoC Development Kit Reference Platform Porting Guide
- Documentation for all the Intel IP in your Custom Platform
- Intel FPGA SDK for OpenCL Getting Started Guide
- Intel FPGA SDK for OpenCL Programming Guide

In addition, you must independently verify all IP on your computing card (for example, DDR4 external memory).

Related Information

- Intel FPGA SDK for OpenCL Custom Platform Toolkit User Guide
- Intel FPGA SDK for OpenCL Intel Arria 10 GX FPGA Development Kit Reference Platform Porting Guide
- Intel FPGA SDK for OpenCL Intel Cyclone V SoC Development Kit Reference Platform Porting Guide
- Intel FPGA SDK for OpenCL Intel Stratix V Network Reference Platform Porting Guide
- Intel FPGA SDK for OpenCL Getting Started Guide
- Intel FPGA SDK for OpenCL Programming Guide

2.1. Initializing an Intel Arria 10 SoC Custom Platform

To initialize your Intel FPGA SDK for OpenCL Custom Platform, first copy the Intel Arria 10 SoC Development Kit Reference Platform to your own directory and rename it.
1. Copy the contents of the INTELFPGAOCLSDKROOT/board/a10soc directory (where INTELFPGAOCLSDKROOT points to the location of your Intel FPGA SDK for OpenCL installation) to a directory that you own and rename the directory (<your_custom_platform>).

2. Choose one of the board variants in the <your_custom_platform>/hardware directory as the basis of your design.

   The INTELFPGAOCLSDKROOT/board/a10soc directory includes the following board variants:
   - a10soc—includes one DDR4 shared memory between the HPS host and the FPGA
   - a10soc_2ddr—includes one DDR4 shared memory and one DDR4 memory for the FPGA

3. Rename the directory of the chosen board variant to match the name of your FPGA board (<your_custom_platform>/hardware/<board_name>). Delete the other a10socdk board variant that you do not need.

4. Modify the <your_custom_platform>/board_env.xml file so that the name and default fields match the changes you made in 1 on page 13 and 3 on page 13, respectively.

5. Set the environment variable AOCL_BOARD_PACKAGE_ROOT variable to point to the location of your Custom Platform.

6. Invoke the command aoc -list-boards to confirm that the Intel FPGA SDK for OpenCL Offline Compiler displays the board name in your Custom Platform.

   ```bash
   > aoc -list-boards
   Board list:
   - my_board
   ```

### 2.2. Modifying Your Intel Arria 10 SoC Custom Platform

After initializing your Intel Arria 10 SoC Custom Platform, modify the existing Intel Quartus Prime design in <your_custom_platform> to fit your design needs.

1. Instantiate or edit the HPS IP parameters.

2. Instantiate any controllers required (for example, memory controllers, P/R controllers and so on) and I/O channels, if required. You can add the board interface hardware either as Platform Designer components in the board.qsys Platform Designer system or as HDL in the top.v file.

   The board.qsys file and the top.v file are in the <your_custom_platform>/hardware/<board_name> directory.

3. Modify the <your_custom_platform>/hardware/<board_name>/flat.qsf file to use only the pin-outs and settings for your system.

4. Update the offset addresses of controllers in the respective header files in <your_custom_platform>/arm32/drivers directory, if you modified any controllers in your design.
2.3. Integrating Your Intel Arria 10 SoC Custom Platform with the Intel FPGA SDK for OpenCL

After modifying the Intel Quartus Prime design files, integrate your Custom Platform with the Intel FPGA SDK for OpenCL.

1. Update the `<your_custom_platform>/hardware/<board_name>/board_spec.xml` file. Ensure that there is at least one global memory interface, and all the global memory interfaces correspond to the exported interfaces from the `board.qsys` Platform Designer System File.

2. Set the environment variable `ACL_DEFAULT_FLOW` to `flat`.
   
   Setting this environment variable instructs the SDK to compile the flat revision corresponding to `<your_custom_platform>/hardware/<board_name>/flat.qsf` file without the partitions or Logic Locks.

   **Tip:** Intel recommends to get a timing clean flat revision compiled before proceeding to the base revision compiles. You can also invoke the following command with the `-bsp-flow=<revision_type>` attribute to run different revisions of your project (for example, flat or base compiles).

   ```
   aoc -bsp-flow=flat boardtest.cl -o=bin/boardtest.aocx
   ```

3. Set the environment variable `ACL_DEFAULT_FLOW` to `base`.
   
   Setting this environment variable instructs the SDK to compile the base revision corresponding to the `<your_custom_platform>/hardware/<board_name>/base.qsf` file.

4. Perform the steps outlined in the `INTELFPGAOCLSDKROOT/board/custom_platform_toolkit/tests/README.txt` file to compile the `INTELFPGAOCLSDKROOT/board/custom_platform_toolkit/tests/boardtest/boardtest.cl` OpenCL kernel source file.

   The environment variable `INTELFPGAOCLSDKROOT` points to the location of the Intel FPGA SDK for OpenCL installation.

5. If compilation fails because of timing failures, fix the errors, or compile `INTELFPGAOCLSDKROOT/board/custom_platform_toolkit/tests/boardtest.cl` with different seeds. To compile the kernel with a different seed, include the `-seed=<N>` option in the `aoc` command (for example, `aoc -seed=2 boardtest.cl`).

2.4. Changing the Device Part Number

When porting the Intel Arria 10 SoC Development Kit Reference Platform to your own board, change the device part number, where applicable, to the part number of the device on your board.
Update the device part number in the following files within the <your_custom_platform>/hardware/<board_name> directory:

- In the flat.qsf file:
  - Change the device part number in the set global assignment -name DEVICE 10AS066N3F40E2SG QSF assignment.
  - Update the necessary pin assignment changes.
- The updated device number will appear in the base.qsf, top.qsf, and top_synch.qsf files.
- In the board.qsys file, change all occurrences of 10AS066N3F40E2SG.

2.5. Modifying the Kernel PLL Reference Clock

The Intel Arria 10 SoC Development Kit Reference Platform uses an external 100 MHz clock as a reference for the I/O PLL. The I/O PLL relies on this reference clock to generate the internal kernel_clk clock, and the kernel_clk2x clock that runs at twice the frequency of kernel_clk. When porting the a10soc Reference Platform to your own board using a different reference clock, update the board.qsys and top.sdc files with the new reference clock speed.

1. In the <your_custom_platform>/hardware/<board_name>/board.qsys file, update the REF_CLK_RATE parameter value on the kernel_clk_gen IP module.
2. In the <your_custom_platform>/hardware/<board_name>/top.sdc file, update the create_clock assignment for kernel_pll_refclk.
3. [Optional] In the <your_custom_platform>/hardware/<board_name>/top.v file, update the comment for the kernel_pll_refclk input port.

After you update the board.qsys and the top.sdc files, the post_flow_pr.tcl script will automatically determine the I/O PLL reference frequency and compute the correct PLL settings.

2.6. Modifying the Hard Processor System

The Intel Arria 10 SoC Development Kit Reference Platform uses HPS as the host system. You can modify the HPS settings in the <your_custom_platform>/hardware/<board_name>/board.qsys file. Regenerate the uboot bootloader after you change the HPS settings.

In the reference design, the HPS IP was instantiated with FPGA-to-HPS interface width set to "128-bit AXI", F2SDRAM port configuration set to "Port Configuration 3" and F2SDRAM0 and F2SDRAM2 enabled.

This instantiation was done to maximize kernel to HPS memory bandwidth. A custom IP module was instantiated between kernel memory interface and the two SDRAM ports to split kernel memory access across the ports.

Attention: You must regenerate the uboot bootloader after you change any HPS settings. For instructions on regenerating the bootloader, refer the Intel SoC Embedded Design Suite User Guide.
Related Information

2.7. Guaranteeing Timing Closure in the Intel Arria 10 SoC Custom Platform

When modifying the Intel Arria 10 SoC Development Kit Reference Platform into your own Custom Platform, ensure that guaranteed timing closure holds true for your Custom Platform.

1. Establish the floorplan of your design.
   *Important:* Consider all design criteria outlined in the FPGA System Design section of the Intel FPGA SDK for OpenCL Custom Platform Toolkit User Guide.

2. Compile several seeds of the INTELFPGAOCLSDKROOT/board/custom_platform_toolkit/tests/boardtest/boardtest.cl file until you generate a design that closes timing cleanly.
   To specify the seed number, include the `-seed=<N>` option in your aoc command.

3. Copy the base.qar file from the INTELFPGAOCLSDKROOT/board/a10soc/ directory into your Custom Platform.

4. Use the flat.qsf file in the a10soc Reference Platform as references to determine the type of information you must include in the flat.qsf file for your Custom Platform.
   The base.qsf, top.qsf, and top_synth.qsf files automatically inherit all the settings in the flat.qsf file. However, if you need to modify Logic Lock Plus region or PR assignments, only make these changes in the base.qsf file.

5. Remove the ACL_DEFAULT_FLOW environment variable that you added when integrating your Custom Platform with the Intel FPGA SDK for OpenCL.

6. Ensure that the environment variable CL_CONTEXT_COMPILER_MODE_INTELFPGA=3 is not set.

7. Run the boardtest_host executable.

Related Information
- Intel FPGA SDK for OpenCL Custom Platform Toolkit User Guide
- Intel FPGA SDK for OpenCL Intel Arria 10 GX FPGA Development Kit Reference Platform Porting Guide

2.8. Generating the base.qar Post-Fit Netlist for Your Intel Arria 10 SoC FPGA Custom Platform

To implement a compilation flow, you must generate a base.qar Intel Quartus Prime Archive File for your Intel Arria 10 SoC Custom Platform.
The steps below represent a general procedure for regenerating the base.qar file:

1. Port the system design and the flat.qsf file to your computing card.

2. Compile the INTELFPGAOCLSDKROOT/board/custom_platform_toolkit/tests/boardtest/boardtest.cl kernel source file using the base revision. Fix any timing failures and recompile the kernel until timing is clean.

   **Attention:** Add the `-bsp-flow=base` argument to the aoc command to generate a base.qar file during the kernel compilation.

3. Copy the generated base.qar file (which contains the base.qdb and pr_base.id files) into your Custom Platform.

4. Using the default compilation flow, test the base.qdb file across several OpenCL design examples and confirm that the following criteria are satisfied:
   - All compilations close timing.
   - The OpenCL design examples achieve satisfactory \( F_{\text{max}} \).
   - The OpenCL design examples function on the accelerator board.
3. Building the Software and SD Card Image for the Intel Arria 10 SoC Custom Platform

To build the software for the Intel Arria 10 SoC Custom Platform, compile the device tree blob, Linux kernel, and OpenCL Linux kernel driver. You also need to prepare the micro SD card image.

3.1. Compiling the Device Tree Blob

You must modify the device tree blob contained in the FAT partition to match your Intel Arria 10 SoC Custom Platform. Use the Device Tree Generator (sopc2dts) and the Device Tree Compiler (dtc) to generate the necessary device tree blob.

For detailed information on how to generate the device tree blob, refer to Rocketboards.org.

1. Run base revision compile with your a10soc custom platform.
2. Start an Embedded Command Shell and navigate to the Quartus project directory from your base revision compile.
3. Invoke the following command to generate the .dts Device Tree file, which is a text representation of the Device Tree:

   ```
sopc2dts --input board/board.sopcinfo  
   --output a10soc.dts  
   --board hps_a10_common_board_info.xml 
   --board hps_a10_devkit_board_info.xml 
   --board ghrd_10as066n2_board_info.xml 
   --bridge-removal all --clocks
   ```

The `board.sopcinfo` file is generated during the base revision compilation of your FPGA design. You may download the XML files from the Intel Arria 10 GHRD on Rocketboards.org.

**Attention:** Ensure that the name of the Intel Arria 10 Hard Processor System in your `board.qsys` file matches the name used in Intel Arria 10 GHRD project you are downloading the XML files from. At the time this document was written, the name of the Intel Arria 10 Hard Processor System in `board.qsys` and in Intel Arria 10 GHRD project was `arria10_hps`.

4. After you generate the .dts file, modify its contents by performing the following tasks:

   a. In the Device Tree (a10soc.dts), change the `compatible` field setting to `altr, socfpga`.

   ```
   board_irq_ctrl_0: unknown80x10000cfa0 {
   compatible = "altr,socfpga";
   reg = <0x00000001 0x0000cfa0 0x00000004>,
   ```
3.2. Recompiling the Linux Kernel for the Intel Arria 10 SoC Development Kit

Before running OpenCL applications on an Intel Arria 10 SoC board, compile the Linux kernel with the contiguous memory allocator (CMA) feature enabled. Before enabling CMA, recompile the Linux kernel.

1. Click the GSRD v17.1 - Compiling Linux link on the Resources page of the RocketBoards.org website to access instructions on downloading and rebuilding the Linux kernel source code.

   For use with the Intel FPGA SDK for OpenCL, specify socfpga-4.1.22-ltsi as the test branch name (test_branch). You can find the commands you need to run under Building Kernel & U-Boot Separately From Git Tree on the GSRDv17.1 - Compiling Linux page.

2. Add the following lines to the bottom of the arch/arm/configs/socfpga_defconfig file:

   ```
   CONFIG_MEMORY_ISOLATION=y
   CONFIG_CMA=y
   CONFIG_DMA_CMA=y
   CONFIG_CMA_DEBUG=y
   CONFIG_CMA_SIZE_MBYTES=512
   ```

   After you modify the .dts file and it is ready to be probed by the platform driver, compile the device tree blob by invoking the following Device Tree Compiler command:

   ```
dtc -f -I dts -O dtb –o a10soc.dtb a10soc.dts
   ```

   This command generates the a10soc.dtb file.

   Copy the a10soc.dtb file into the FAT partition of the micro SD card and name the file socfpga_arria10_socdk_sdmmc.dtb. The device tree blob must match the name of the golden SD card or the system will not boot directly.

   If you modify any of the HPS settings in the design, you must regenerate the uboot.
3. Building the Software and SD Card Image for the Intel Arria 10 SoC Custom Platform

```plaintext
CONFIG_CMA_SIZE_SEL_MBYTES=y
CONFIG_CMA_ALIGNMENT=8
CONFIG_CMA_AREAS=7
```

**Note:** The building process creates the `arch/arm/configs/socfpga_defconfig` file. This file specifies the settings for the socfpga default configuration.

The `CONFIG_CMA_SIZE_SEL_MBYTES` configuration value sets the upper limit on the total number of physically contiguous memory available. You may increase this value if you require more memory.

3. Run the `make mrproper` command to clean the current configuration.

4. Run the `make ARCH=arm socfpga_defconfig` command.
   - `ARCH=arm` indicates that you want to configure the ARM architecture.
   - `socfpga_defconfig` indicates that you want to use the default socfpga configuration.

5. Run the `export CROSS_COMPILE=arm-linux-gnueabihf-` command.
   - This command sets the `CROSS_COMPILE` environment variable to specify the prefix of the desired tool chain.

6. Run the `make ARCH=arm zImage` command. The resulting image is available in the `arch/arm/boot/zImage` file.

7. Place the `zImage` file into the FAT32 partition of the flash card image. For detailed instructions, refer to the Arria 10 GSRD v17.1 User Manual on Rocketboards.org.

8. Insert the programmed micro SD card, which contains the SD card image you modified or created earlier, into the Intel Arria 10 SoC Development Kit and then power up the SoC board.

9. Verify the version of the installed Linux kernel by running the `uname -r` command.

10. To verify that you enable the CMA successfully in the kernel, with the SoC board powered up, run the `grep init_cma /proc/kallsyms` command. CMA is enabled if the output is non-empty.

**Related Information**


### 3.3. Compiling and Installing the OpenCL Linux Kernel Driver

Compile the OpenCL Linux kernel driver against the compiled kernel source.

The driver source is available in the Intel Arria 10 SoC reference SD card image. You may compile the driver yourself on a host machine that has sudo and the most recent version of the SoC EDS.

1. Mount the original SD card image.

2. Copy the driver source to a host machine directory that you own.
   - The driver source is available in the `/home/root/opencl_arm32_rte/board/a10soc/driver` directory.

3. To recompile the OpenCL Linux kernel driver, set the `KDIR` value in the driver's `Makefile` to the directory containing the Linux kernel source files.
4. Run the `make clean` command.
5. Run the `make` command to create the `aclsoc_drv.ko` file.
6. Transfer the `aclsoc_drv.ko` directory to the Arria 10 SoC board.
   
   Running the `scp -r <path_to_opencl_arm32_rte> root@your-ip-address:/home/root` command places the runtime environment in the `/home/root` directory.
7. Run the `init_opencl.sh` script that is included in the SD card image.
8. Invoke the `aocl diagnose` utility command. The diagnose utility will return a passing result after you run `init_opencl.sh` successfully.
9. Run a few design examples to ensure that you have completed the installation correctly.

### 3.4. Generating Full-Chip Programming File for SD Card Image

The full-chip programming file, `socfpga.rbf`, is in RBF (Raw Binary File) format, and stored in Partition 1 of the SD Card Image.

This `.rbf` file is used to program the Intel Arria 10 SoC FPGA during power up.

To generate `socfpga.rbf` file, execute the following commands in a directory containing an `aocx` file compiled for your Intel Arria 10 SoC custom platform:

```bash
1. aocl binedit <.aocx> get .acl.fpga.bin .temp.fpga.bin
2. aocl binedit .temp.fpga.bin get .acl.sof .temp.sof
3. sof2flash --offset=0 --input="./.temp.sof" --output="./.temp_sof2rbf.flash"
4. nios2-elf-objcopy -I srec -O binary ./temp_sof2rbf.flash ./socfpga.rbf
5. rm .temp.fpga.bin .temp.sof .temp_sof2rbf.flash
```

After generating the `socfpga.rbf` file, place it in FAT32 partition of the flash card image.

**Remember:** The full-chip programming RBF file is different from the partial reconfiguration RBF file generated during PR import compile.

### 3.5. Building the SD Card Image

The Creating and Updating the SD Card section in the *Arria 10 GSRD v17.1 User Manual* on Rocketboards.org provides detailed instructions on creating an SD card image for your Intel Arria 10 SoC board.

### 3.5.1. Layout of the OpenCL Micro SD Card

The micro SD card that the Arria 10 GSRD uses has three partitions, each containing different parts of the OpenCL SD card image.
### Table 5.

<table>
<thead>
<tr>
<th>Location</th>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Partition 1</td>
<td>socfpga_arria10_socdk_sdmmc.dtb</td>
<td>The device tree blob that describes the peripherals available to the system. Refer to <em>Compiling the Device Tree Blob</em> for more information.</td>
</tr>
<tr>
<td></td>
<td>socfpga.rbf</td>
<td>The full-chip .rbf (Raw Binary file) file generated from Quartus compile. This is different from the PR .rbf file. Refer to <em>Generating Full-Chip Programming File for SD Card Image</em> on page 21 for more details.</td>
</tr>
<tr>
<td></td>
<td>zImage</td>
<td>The compressed kernel image. Refer to <em>Recompiling the Linux Kernel for the Intel Arria 10 SoC Development Kit</em> for more information.</td>
</tr>
<tr>
<td>Partition 2</td>
<td>Various rootfs files</td>
<td>Partition 2 is a Linux partition that contains the uncompressed root file system (rootfs). The OpenCL reference SD card rootfs is very similar to the Arria 10 GHRD image. Refer to the <em>Compiling Linux Kernel and Root Filesystem</em> section in the <em>Arria 10 GSRD v17.1 User Manual</em> for more information.</td>
</tr>
<tr>
<td>Partition 3</td>
<td>uboot_w_dtb-mkpimage.bin</td>
<td>Partition 3 must be of type a2. The Master Boot Record recognizes the partition and then loads the uboot_w_dtb-mkpimage.bin bootloader from it. Note: The uboot_w_dtb-mkpimage.bin file is written into the a3 partition.</td>
</tr>
</tbody>
</table>

### Related Information
- *Compiling the Device Tree Blob* on page 18
- *Recompiling the Linux Kernel for the Intel Arria 10 SoC Development Kit* on page 19
- *Compiling Linux Kernel and Root Filesystem*
3.5.2. Guidelines on Imaging the Micro SD Card

After creating all the files in the SD card image, you have several options to image the micro SD card.

General recommendations and resources for imaging the micro SD card:

- Use the Linux `fdisk` command to create, delete, or modify existing partitions on the GSRD SD card image. Use the Linux `dd` command to write file systems to the existing partitions on the GSRD SD card image.
  
  *Important:* To use these commands, you must have extensive Linux knowledge and have sudo on your machine.

- Rocketboards.org provides a python script that generates a `.bin` file. You can write this `.bin` file to the micro SD card. Refer to the Creating and Updating the SD Card section of the *Arria 10 GSRD v17.1 User Manual* for more information.

- Intel provides the `alt-boot-disk-util` SD card boot utility to create SD boot images. For more information, refer to the *SD Card Boot Utility* chapter of the *Intel SoC FPGA Embedded Design Suite User Guide*.

The different partitions in the micro SD card are related to each other. For example, if the OpenCL `.rbf` file is not programmed onto the FPGA, the driver will not load. In addition, the `socfpga.rbf` file will not program the board when you boot it up if the `.rbf` file name does not match the label in the bootloader library. Before modifying the SD card image, consider whether the modification is necessary for your design.

**Related Information**

- Creating and Updating the SD Card
- Intel FPGA SoC Embedded Design Suite User Guide: SD Card Boot Utility

3.6. Known Issues

Currently, there are several limitations on the usage of the Intel FPGA SDK for OpenCL with the Intel Arria 10 SoC Development Kit Reference Platform.
• You cannot override the vendor and board names that the `CL_DEVICE_VENDOR` and `CL_DEVICE_NAME` strings of the `clGetDeviceInfo()` call reports, respectively.

• If the host allocates constant memory in the shared DDR system (that is, HPS DDR) and it modifies the constant memory after kernel execution, the data in memory might become updated. This issue arises because the FPGA core cannot snoop on CPU-to-HPS DDR transactions.

To prevent subsequent kernel executions from accessing outdated data, implement one of the following workarounds:

  — Do not modify constant memory after its initialization.

  — If you require multiple `__constant` data sets, create multiple constant memory buffers.

  — If available, allocate constant memory in the FPGA DDR on your accelerator board.

• The SDK utility on ARM only supports the `program` and `diagnose` utility commands. The `flash`, `install`, and `uninstall` utility commands are not applicable to the Intel Arria 10 SoC Development Kit for the following reasons:

  — The `install` utility has to compile the `aclsoc_drv` Linux kernel driver and enable it on the SoC. The development machine has to perform the compilation; however, it already contains Linux kernel sources for the SoC. The Linux kernel sources for the development machine are different from those for the SoC. The location of the Linux kernel sources for the SoC is likely unknown to the SDK user. Similarly, the `uninstall` utility is also unavailable to the Intel Arria 10 SoC Development Kit.

  Also, delivering `aclsoc_drv` to the SoC board is challenging because the default distribution of the Intel Arria 10 SoC Development Kit does not contain Linux kernel include files or the GNU Compiler Collection (GCC) compiler.

  — The `flash` utility requires placing a `.rbf` file of an OpenCL design onto the FAT32 partition of the micro SD flash card. Currently, this partition is not mounted when the SDK user powers up the board. Therefore, the best way to update the partition is to use a flash card reader and the development machine.

• When switching between the Intel FPGA SDK for OpenCL Offline Compiler executable files (`.aocx`) that correspond to different board variants (that is, `a10soc` and `a10soc_2ddr`), you must use the SDK's `program` utility to load the `.aocx` file for the new board variant for the first time. If you simply run the host application using a new board variant but the FPGA contains the image from another board variant, a fatal error might occur.

• When you power up the board, it does not acquire an IP address by default. Invoke the `ifup eth0` command to initiate IP address acquisition.
### Document Revision History

#### Table 6. Document Revision History of the Intel FPGA SDK for OpenCL Intel Arria 10 SoC Development Kit Reference Platform Porting Guide

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>September 2018</td>
<td>2018.09.17</td>
<td>Added Changes in Intel Arria 10 SoC Development Kit Reference Platform from 17.1.2 to 18.0</td>
</tr>
</tbody>
</table>
| November 2017 | 2017.11.03 | • Rebranded references of the following:  
  — altera_a10socdk to a10soc  
  — Environment variable ALTERAOCLSDKROOT to INTELFPGAOCLSDKROOT.  
  — Arria 10 to Intel Arria 10.  
  — CL_CONTEXT_COMPILER_MODE_ALTERA to CL_CONTEXT_COMPILER_MODE_INTELFPGA.  
  — LogicLock to Logic Lock  
  — Qsys Pro to Platform Designer  
  • In Intel Arria 10 SoC Development Kit Reference Platform: Prerequisites on page 3 assumptions added Intel FPGA SDK for OpenCL Intel Arria 10 GX FPGA Development Kit Reference Platform Porting Guide.  
  • In Features of the Intel Arria 10 SoC Development Kit Reference Platform on page 4, removed the Silicon feature.  
  • In Modifying Your Intel Arria 10 SoC Custom Platform on page 13, updated step 2 and added step 4.  
  • In Recompiling the Linux Kernel for the Intel Arria 10 SoC Development Kit on page 19, updated the step 8 about creating .rbf file.  
  • Implemented the single dash and -option=<value> conventions in the following topics:  
  — Intel Arria 10 SoC Development Kit Reference Platform Board Variants on page 6  
  — Contents of the Intel Arria 10 SoC Development Kit Reference Platform on page 7  
  — Initializing an Intel Arria 10 SoC Custom Platform on page 12  
  — Integrating Your Intel Arria 10 SoC Custom Platform with the Intel FPGA SDK for OpenCL on page 14  
  — Guaranteeing Timing Closure in the Intel Arria 10 SoC Custom Platform on page 16  
  • In Contents of the Intel Arria 10 SoC Development Kit Reference Platform on page 7:  
  — Changed board.Qsys, acl_ddr4_a10.Qsys, acl_ddr4_a10_core.Qsys files as board.qsys, acl_ddr4_a10.qsys and acl_ddr4_a10_core.qsys Platform Designer files.  
  — Removed scripts/bak_flow.tcl since it is now moved into OpenCL SDK.  
  — Removed scripts/helpers.tcl since it is now moved into OpenCL SDK.  
  • Added Changes in Intel Arria 10 SoC Development Kit Reference Platform from 17.0 to 17.1 on page 9 to list all changes in the reference platform from 17.0 to 17.1.  

*Other names and brands may be claimed as the property of others.*
<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>May 2017</td>
<td>2017.05.08</td>
<td>• In Modifying the Hard Processor System on page 15, added a note to regenerate uboot loader for any changes in HPS settings.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Changing the Device Part Number on page 14, added a bullet point to update flat.qsf file for pin assignment changes.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Generating the base.qar Post-Fit Netlist for Your Intel Arria 10 SoC FPGA Custom Platform on page 16, added a note to add the -bsp-flow=base argument to the aoc command to generate a base.qar file during the kernel compilation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Compiling the Device Tree Blob on page 18:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>— Added a new step 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>— Updated the step 2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>— Updated step 3 code and added a note.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>— Replaced the code in step 4a.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>— In Step 6, changed socfpga.dtb to socfpga_arria10_socdk_sdmmc.dtb.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated the title of the topic Building the Software and SD Card Image for the Intel Arria 10 SoC Custom Platform on page 18.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added a new topic Generating Full-Chip Programming File for SD Card Image on page 21.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated all GSRD related hyperlinks to point to Arria 10 GSRD v17.1 User Manual.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Layout of the OpenCL Micro SD Card on page 21:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>— Changed socfpga.dtb to socfpga_arria10_socdk_sdmmc.dtb</td>
</tr>
<tr>
<td></td>
<td></td>
<td>— Changed soc_system.rbf to socfpga.rbf</td>
</tr>
<tr>
<td></td>
<td></td>
<td>— Updated the description of socfpga.rbf file.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>— Changed u-boot_w_dtb.bin to uboot_w_dtb-mkpimage.bin</td>
</tr>
<tr>
<td></td>
<td></td>
<td>— Added a hyperlink to Generating U-boot and device tree section in Arria 10 GSRD user manual.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Guidelines on Imaging the Micro SD Card on page 23, changed soc_system.rbf to socfpga.rbf.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Initializing an Intel Arria 10 SoC Custom Platform on page 12, added the output of aoc -list-boards to step 5.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Integrating Your Intel Arria 10 SoC Custom Platform with the Intel FPGA SDK for OpenCL on page 14, added a new step 2 about setting environment variable ACL_DEFAULT_FLOW to flat.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• In Compiling the Device Tree Blob on page 18, added step 7 about regenerating uboot in case of change HPS settings modification in the design.</td>
</tr>
<tr>
<td>October 2016</td>
<td>2016.10.31</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>