



INTEL® HIGH LEVEL SYNTHESIS COMPILER CONDENSED QUICK REFERENCE

The Intel® High Level Synthesis Compiler takes in untimed C++ as input and generates production-quality register transfer level (RTL) code that is optimized for Intel FPGAs. The Intel HLS Compiler is available as part of Intel Quartus® Prime Design Suite.

Use this guide to quickly find declarations and attributes that you can use with the Intel HLS Compiler. For details about these declarations and attributes, see “Intel High Level Synthesis Compiler Quick Reference” in [Intel High Level Synthesis Compiler Reference Manual](#).

Some of these declarations and attributes apply only to Intel HLS Compiler Pro Edition. For details, see the [Intel High Level Synthesis Compiler Reference Manual](#)

© Intel Corporation. All rights reserved. Intel, the Intel logo, and Quartus words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

Last updated for Intel HLS Compiler Pro Edition Version 19.1 (2019.05.06)

HLS Compiler i++ Command Options

For i++ command line flags, use the --help flag.

Header Files

HLS/hls.h	Common HLS attributes Explicit interfaces
HLS/math.h	Math functions
HLS/extendedmath.h	Math functions not in math.h
HLS/ac_int.h	Arbitrary precision integer support
HLS/ac_fixed.h	Arbitrary precision fixed-point support
HLS/ac_fixed_math.h	Arbitrary precision fixed-point math functions
HLS/ac_complex.h	Arbitrary precision complex number support
HLS/stdio.h	printf support for components during x86 emulation
<iostream>	Guard cout and cerr statements with HLS_SYNTHESIS macro

Simulation API (Testbench Only)

ihc_hls_enqueue (<ptr to storage for return type>, <function name>, <function arguments>)	Enqueue a pipelined component (with non-void return type) invocation
ihc_hls_enqueue_noret (<function name>, <function arguments>)	Enqueue a pipelined component (with void return type) invocation
ihc_hls_component_run_all (<function name>)	Simulate all enqueued invocations of the component in the HDL simulator in a pipeline-parallel fashion
int ihc_hls_sim_reset(void)	Send a reset signal to the component during simulation, returning 1 if reset was executed
ihc_hls_set_component_wait_cycle (<function name>, <wait cycles>)	Tell simulation to continue running for a number of cycles after a done signal for a function is observed.

Local Memory Attributes

hls_register hls_memory	Implement the variable as registers RAM blocks
hls_singlepump hls_doublepump	Force a RAM block to be single double pumped
hls_numbanks(N)	Force memory system to have N banks
hls_bankwidth(N)	Force memory system to have banks that are N bytes wide

hls_bankbits(b_0, b_1, \dots, b_n)	Split the memory system into 2^{n+1} banks with $\{b_0, b_1, \dots, b_n\}$ forming the bank-select bits
hls_numports_readonly_wri teonly(M, N)	Force memory to have M read ports and N write ports
hls_simple_dual_port_memo ry	Convenience attribute that is equivalent to both the hls_singlepump and the hls_numports_readonly_wri teonly(1,1) macros
hls_merge("<mem_name>", "depth") hls_merge("<mem_name>", "width")	Merge two or more local variables into a single memory system in a depth- wise width-wise manner
hls_init_on_reset hls_init_on_powerup	Force a static variable to be reset when the component reset signal is asserted on powerup when the FPGA is programmed
hls_memory_impl ("BLOCK_RAM MLAB")	Implement variable or array as block RAMs or MLABs
hls_max_concurrency(N)	Specify maximum number of private copies of a memory when allowing simultaneous loop iterations

Loop Pragmas

#pragma ii <N>	Set loop initiation interval to N
#pragma ivdep safelen(<N>) array(<array_name>)	Ignore local memory dependencies between iterations up to N iterations apart
#pragma loop_coalesce <N>	Convert nested loops of level N down to single loop
#pragma unroll <N>	Unroll the loop into N copies
#pragma max_concurrency <N>	Specify the number of iterations of a loop that can execute simultaneously
#pragma speculated_iterations <N>	Specify the number of clock cycles that a loop exit condition can take to compute

Component Attributes

hls_max_concurrency (<N>)	Specify the number of threads that can enter a component concurrently
hls_component_ii (<N>)	Force the component to have a specified II. Can adversely affect f_{MAX}
hls_scheduler_target_fmax_mhz (<target f_{MAX} >)	Specify the target clock frequency (in MHz)

Component Invocation Interface Attributes

Component invocation interface attributes apply to the whole component.

<code>hls_avalon_streaming_component</code> (default)	Component invocation interface (start, busy, done, stall, return) is implemented as conduits
<code>hls_avalon_slave_component</code>	Component invocation interface (start, busy, done, stall, return) is implemented in Control/Status Register (CSR) as Avalon-MM slave interface with <code>irq_done</code> signal
<code>hls_always_run_component</code>	Component invocation interface is removed
<code>hls_stall_free_return</code>	Stall signal is removed

Parameter Interface Attributes

Parameter interface attributes apply to individual function parameters.

<code>hls_conduit_argument</code> (default)	Parameter is synchronous to the component call interfaces
<code>hls_avalon_slave_register_argument</code>	Parameter is in the component CSR, and can be written to over an Avalon-MM slave interface. Synchronous to the component call interfaces
<code>hls_avalon_slave_memory_argument(N)</code>	Local memory that can be read from and written to over an Avalon-MM slave interface
<code>hls_stable_argument</code>	Argument does not change while there is live data in the component

Streaming Interfaces

Streaming Interface Declarations

<code>ihc::stream_in<datatype, /*template arguments*/></code>	Streaming input interface to the component
<code>ihc::stream_out<datatype, /*template arguments*/></code>	Streaming output interface from the component

Streaming Interface Template Arguments

<code>ihc::buffer</code>	Capacity of FIFO on input data
<code>ihc::readylatency</code>	Number of cycles between ready signal being deasserted and when the input stream can no longer accept new inputs

<code>ihc::bitsPerSymbol</code>	How data is broken into symbols
<code>ihc::usesPackets</code>	Expose startofpacket and endofpacket signals
<code>ihc::usesValid</code>	Expose valid signal
<code>ihc::usesReady</code>	Expose ready signal

Streaming Interface Function Call APIs

<code>T read()</code>	Blocking call to be used in the component
<code>void write(T data)</code>	Blocking call to be used in the component
<code>T read(bool& sop, bool& eop)</code>	Blocking call with sideband signals to be used in the component
<code>void write(T data, bool sop, bool eop)</code>	Blocking call with sideband signals to be used in the component
<code>T tryRead(bool &success)</code>	Non-blocking call to be used in the component
<code>bool tryWrite(T data)</code>	Non-blocking call to be used in the component
<code>T tryRead(bool& success, bool& sop, bool& eop)</code>	Non-blocking call with sideband signals to be used in the component
<code>bool tryWrite(T data, bool sop, bool eop)</code>	Non-blocking call with sideband signals to be used in the component

Memory-Mapped Interfaces

Memory-Mapped Interface Declarations

<code>ihc::mm_master<datatype, /*template arguments*/ ></code>	Avalon-MM master interface from component
--	---

Memory-Mapped Template Arguments

<code>ihc::dwidth</code>	Width of data bus in bits
<code>ihc::awidth</code>	Width of address bus in bits
<code>ihc::aspace</code>	Address space of interface
<code>ihc::latency</code>	Guaranteed latency from when a read command exits the component to when the external memory returns valid read data. Variable latency: set value to 0
<code>ihc::maxburst</code>	Maximum number of transfers in a single transaction
<code>ihc::align</code>	Byte alignment of base pointer address
<code>ihc::readwrite_mode</code>	Port direction of the interface
<code>ihc::waitrequest</code>	Expose waitrequest signal that the slave exerts when it is unable to respond to a read or write request

Memory-Mapped Function Call APIs

<code>getInterfaceAtIndex(int index)</code>	Testbench function to index into an <code>mm_master</code> interface object
---	---

Algorithmic C (AC) Datatypes

Arbitrary Width Integers (`ac_int`)

Declarations

<code>ac_int<N, true> var_name</code>	Signed N bit integer
<code>intN var_name</code>	
<code>ac_int<N, false> var_name</code>	Unsigned N bit integer
<code>uintN var_name</code>	

Debugging Tools

<code>#define DEBUG_AC_INT_WARNING</code>	Runtime tracking of <code>ac_int</code> during x86 emulation, emitting a warning when each overflow is detected
<code>#define DEBUG_AC_INT_ERROR</code>	Runtime tracking of <code>ac_int</code> datatypes, erroring out when the first overflow is detected

Arbitrary Precision Fixed-Point Numbers (`ac_fixed`)

Declarations

<code>ac_fixed<N, I, true, Q, O> var_name</code>	Signed arbitrary precision fixed-point number
<code>ac_fixed<N, I, false, Q, O> var_name</code>	Unsigned arbitrary precision fixed-point number

Where:

N	Total length in bits
I	Number of bits used to represent the integer value
Q	Quantization mode
O	Overflow mode

Complex Numbers (`ac_complex`)

Declaration

<code>ac_complex<datatype> var_name (initial_real, initial_imaginary)</code>	Complex number of type <code>datatype</code> .
--	--

System of Tasks

<code>ihc::launch</code>	Marks function as a task, and launches task function asynchronously
<code>ihc::collect</code>	Synchronizes completion of specified task function in the component
<code>ihc::stream</code>	Enables streaming communication between different task functions

`ihc::stream` Template Arguments

<code>ihc::buffer</code>	Capacity of FIFO on input data
<code>ihc::usesPackets</code>	Exposes startofpacket and endofpacket signals

The `ihc::stream` object also supports the [Streaming Interface Function Call APIs](#).