



# Intel® Agilex™ Power Management User Guide



# Contents

---

- 1. Intel® Agilex™ Power Management Overview.....4**
  - 1.1. Power System Design Phases..... 4
    - 1.1.1. Choosing a Power Tree..... 4
    - 1.1.2. Power Estimation..... 4
    - 1.1.3. Power Optimization..... 5
    - 1.1.4. Power Generation..... 5
  - 1.2. Power Supplies..... 5
- 2. Intel Agilex Power Basics..... 6**
  - 2.1. Power Consumption..... 6
  - 2.2. Power Estimation Basics..... 6
  - 2.3. Intel FPGA Power and Thermal Calculator..... 8
  - 2.4. Power Analyzer..... 8
- 3. Intel Agilex Power and I/O State Sequencing.....9**
  - 3.1. Overview..... 9
  - 3.2. Power-Up Sequence Requirements..... 9
    - 3.2.1. Guidelines for I/O Pins in GPIO, HPS, and SDM Banks During Power Sequencing..... 11
  - 3.3. Power-Down Sequence Requirements for Intel Agilex Devices with E-Tile or H-Tile..... 11
  - 3.4. Power-On Reset..... 13
    - 3.4.1. Power Supplies Monitored by the POR Circuitry..... 14
- 4. Intel Agilex Sensor Monitoring System..... 16**
  - 4.1. Voltage Monitoring System..... 16
    - 4.1.1. Voltage Sensor Transfer Function..... 17
  - 4.2. Temperature Monitoring System..... 17
    - 4.2.1. Local Temperature Sensor..... 18
    - 4.2.2. Remote Temperature Sensing Diode..... 19
    - 4.2.3. Temperature Sensor Locations..... 19
    - 4.2.4. Retrieving Local Temperature Sensor Reading..... 22
    - 4.2.5. Temperature Sensor Error Codes..... 23
  - 4.3. Intel Agilex Sensors Design Considerations..... 23
    - 4.3.1. Intel Agilex Voltage Monitor Design Guidelines..... 23
    - 4.3.2. Intel Agilex Temperature Monitor Design Guidelines..... 23
    - 4.3.3. Intel Agilex E-Tile Transceiver Local Temperature Sensor Design Guidelines..... 24
    - 4.3.4. Guidelines: Calibrate Temperature Sensing Chip Interfacing the Intel Agilex Remote TSD..... 24
  - 4.4. Temperature Reading Design Example..... 24
    - 4.4.1. Directory Structure..... 25
    - 4.4.2. Hardware and Software Requirements ..... 25
    - 4.4.3. Temperature Reading Design Example Description..... 26
    - 4.4.4. Using the Temperature Reading Design Example ..... 27
    - 4.4.5. Verifying the Interaction between the Design Example Interaction and the Mailbox Client with Avalon Streaming Interface IP..... 30
- 5. Intel Agilex Power Optimization Techniques and Features..... 33**
  - 5.1. SmartVID Standard Power Devices..... 33
    - 5.1.1. SmartVID Feature Implementation in Intel Agilex Devices..... 34



5.1.2. SDM Power Manager.....	35
5.1.3. Temperature Compensation.....	42
5.1.4. Intel Agilex Power Management and VID Implementation Guide.....	42
5.2. DSP and M20K Power Gating.....	46
5.3. Clock Gating.....	46
5.4. Power Sense Line.....	47
5.5. Power Optimization Techniques in the Intel Quartus Prime Software.....	47
<b>6. Document Revision History for the Intel Agilex Power Management User Guide.....</b>	<b>48</b>



## 1. Intel® Agilex™ Power Management Overview

---

The Intel® Agilex™ device family offers SmartVID standard power devices in all speed grades. Fixed-voltage devices are also available, but only in –4 speed grade. All SmartVID standard power devices must be driven by the Power Management BUS (PMBus\*)-compliant voltage regulator, operating either in the PMBus master or PMBus slave mode.

Intel Agilex devices offer the following power optimization features:

- Digital signal processing (DSP) and M20K power gating
- Clock gating

This user guide describes the power-optimizing features of the Intel Agilex device family, and the power-up and power-down sequencing requirements for the Intel Agilex devices.

### 1.1. Power System Design Phases

Power system design is done in the following logical phases.

#### 1.1.1. Choosing a Power Tree

A power tree topology is chosen based on the requirements of your device.

The requirements of the power supply may not yet be known, but you can access the supply voltage and connection requirements from the *Intel Agilex Device Family Pin Connection Guidelines* and the power tree selector guides in the *Intel Enpirion® Power Resource Center*. Any required power supply sequencing and SmartVID usage will impact the power tree topology.

##### Related Information

- [Intel Agilex Device Family Pin Connection Guidelines](#)  
Provides more information about the supply voltage and connection guidelines of each pin.
- [Intel Enpirion Power Solutions](#)

#### 1.1.2. Power Estimation

The amount of electrical power required by the various device power supplies is estimated using the Intel FPGA Power and Thermal Calculator tool and the Power Analyzer tool.

As the design evolves to the final configuration, the quality and type of information available improve and the estimation becomes more accurate.



### 1.1.3. Power Optimization

The device configuration can be optimized to reduce power.

This step involves the Intel Quartus® Prime software power optimization wizard, the SmartVID feature (available in all Intel Agilex devices except for -4F speed grade), system cooling decisions, and/or dynamic workload management strategies. This phase may occur several times during the evolution of the system and device design.

### 1.1.4. Power Generation

Voltage regulator modules (VRMs) are selected based on the power tree and electrical power estimates. VRM selection is critical to producing high-quality power systems with the minimum number and cost of bypass elements. Intel Enpirion VRMs are featured due to their high quality and fast load transient response.


## 1.2. Power Supplies

For more information about the supported power supplies and the nominal voltages, refer to the *Intel Agilex Device Data Sheet*.

### Related Information

[Intel Agilex Device Data Sheet](#)

Provides more information about the supported power supplies and the nominal voltages.



## 2. Intel Agilex Power Basics

---

### 2.1. Power Consumption

The total power consumption of an Intel Agilex device consists of the following components:


- Static power—the power that the configured device consumes when powered up but no user clocks are operating, excluding DC bias power of analog blocks, such as I/O and transceiver analog circuitry.
- Dynamic power—the additional power consumption of the device due to signal activity or toggling. Dynamic power is dependent on the operating frequency of your design, applied voltage, and load capacitance, which depends on design connectivity.
- Standby power—the component of active power that is independent of signal activity or toggling. Standby power includes, but is not limited to, I/O and transceiver DC bias power.

Intel Agilex devices minimize static and dynamic power using advanced process optimizations. These optimizations allow Intel Agilex designs to meet specific performance requirements with the lowest possible power.

### 2.2. Power Estimation Basics

The Intel power analysis features, including the Intel FPGA Power and Thermal Calculator tool and the Intel Quartus Prime software Power Analyzer, give you the ability to estimate power consumption from early design concept through design implementation, as shown in the following figure.


As you provide more details about your design characteristics, estimation accuracy is improved. Intel recommends that you switch from the Intel FPGA Power and Thermal Calculator to the Power Analyzer in the Intel Quartus Prime software once your design is available. The Power Analyzer produces more accurate results because it has more detailed information about your design, including routing and configuration information about all the resources in your design.



The accuracy of the power model is determined on a per-power-rail basis for both the Power Analyzer and the Intel FPGA Power and Thermal Calculator. For most designs, the Power Analyzer and the Intel FPGA Power and Thermal Calculator have the following accuracies, with final power models:

- Power Analyzer—within 10% of silicon for the majority of power rails and the highest power rails, assuming accurate inputs and toggle rates.
- Intel FPGA Power and Thermal Calculator—within 15% of silicon for the majority of power rails and the highest power rails, assuming accurate inputs and toggle rates. Recommended margins are shown in the **Report** tab, only after device power model status is final.

**Figure 1. Power Analysis from Design Concept Through Design Implementation**



**Table 1. Comparison of Intel FPGA Power and Thermal Calculator and Intel Quartus Prime Power Analyzer Capabilities**

Characteristic	Intel FPGA Power and Thermal Calculator	Intel Quartus Prime Power Analyzer
When to use	Any time <i>Note:</i> For post-fit power analysis, you get better results with the Intel Quartus Prime Power Analyzer.	Post-fit
Software requirements	The Intel Quartus Prime software	The Intel Quartus Prime software
Accuracy	Medium	Medium to very high
Data inputs	<ul style="list-style-type: none"> <li>• Resource usage estimates</li> <li>• Clock requirements</li> <li>• Environmental conditions</li> <li>• Toggle rates</li> </ul>	<ul style="list-style-type: none"> <li>• Post-fit design</li> <li>• Clock requirements</li> <li>• Signal activity defaults</li> <li>• Environmental conditions</li> <li>• Register transfer level (RTL) simulation results (optional)</li> <li>• Post-fit simulation results (optional)</li> <li>• Signal activities per node or entity (optional)</li> </ul>
Data outputs	<ul style="list-style-type: none"> <li>• Total thermal power dissipation</li> <li>• Thermal static power</li> <li>• Thermal dynamic power</li> <li>• Off-chip power dissipation</li> <li>• Current drawn from voltage supplies</li> </ul>	<ul style="list-style-type: none"> <li>• Total thermal power dissipation</li> <li>• Thermal static power</li> <li>• Thermal dynamic power</li> <li>• Thermal I/O power</li> <li>• Thermal power by design hierarchy</li> <li>• Thermal power by block type</li> </ul>

*continued...*



Characteristic	Intel FPGA Power and Thermal Calculator	Intel Quartus Prime Power Analyzer
		<ul style="list-style-type: none"><li>• Thermal power dissipation by clock domain</li><li>• Off-chip (non-thermal) power dissipation</li><li>• Current drawn from voltage supplies</li></ul>

### 2.3. Intel FPGA Power and Thermal Calculator

The Intel FPGA Power and Thermal Calculator results for Intel Agilex devices are based on preliminary simulated data.

Any results obtained while using this estimator are preliminary. The Intel FPGA Power and Thermal Calculator for Intel Agilex devices provides a current and power estimate based on various conditions such as room temperature and nominal voltage.

The Intel FPGA Power and Thermal Calculator calculations are estimates only and shall not be construed as a specification or a guarantee of any kind. The actual currents must be verified during device operation, as this measurement is sensitive to the design implemented in the device and the environmental operating conditions.

### 2.4. Power Analyzer

The Intel Quartus Prime Power Analyzer allows you to estimate power consumption for a post-fit design.

To estimate power consumption before you compile the design, use the Intel FPGA Power and Thermal Calculator.

#### Related Information

[Intel Quartus Prime Pro Edition User Guide: Power Analysis and Optimization](#)



## 3. Intel Agilex Power and I/O State Sequencing

### 3.1. Overview

The Intel Agilex devices require a specific power sequence.


This section describes several power management options and discusses proper I/O management during device power up and power down. Design your power supply solution to properly control the complete power sequence. The requirements in this section must be followed to prevent unpredictable current draw to the FPGA device, which can potentially impact the I/O functionality.

### 3.2. Power-Up Sequence Requirements

The power rails in the Intel Agilex devices are divided into three groups.

The following figure shows the voltage groups of the Intel Agilex devices and their required power-up sequence.


**Figure 2. Power-Up Sequence for the Intel Agilex Devices**



**Note:**  $V_{CCBAT}$  is not in any of the groups below.  $V_{CCBAT}$  does not have any sequence requirements.  $V_{CCBAT}$  holds the content of the security keys.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.



**Table 2. Voltage Rails Group**

Power Group	FPGA Core and Hard Processor System (HPS)	Additional Voltage Rails				
		E-Tile	P-Tile	F-Tile	R-Tile	H-Tile
Group 1	V <sub>CC</sub> V <sub>CCP</sub> V <sub>CCH</sub> V <sub>CCL_SDM</sub> V <sub>CCH_SDM</sub> V <sub>CCPLLDIG_SDM</sub> V <sub>CCL_HPS</sub> V <sub>CCPLLDIG_HPS</sub>	V <sub>CCRT_GXE</sub> V <sub>CC_HSSI_GXE</sub> <sup>(1)</sup> V <sub>CCRTPLL_GXE</sub>	V <sub>CC_HSSI_GXP</sub> V <sub>CCRT_GXP</sub> V <sub>CCFUSE_GXP</sub>	V <sub>CC_HSSI_GXF</sub> V <sub>CCERT_UX_GXF</sub> V <sub>CCERT1_BRK_GXF</sub> V <sub>CCERT2_BRK_GXF</sub>	V <sub>CC_HSSI_GXR</sub> V <sub>CCE_PLL_REF_GXR</sub> V <sub>CCE_DTS_REF_GXR</sub> V <sub>CCERT_GXR</sub>	V <sub>CC_HSSI_GXB</sub> <sup>(2)</sup> V <sub>CCT_GXB</sub> V <sub>CCR_GXB</sub>
Group 2	V <sub>CCPT</sub> <sup>(2)</sup> V <sub>CCPLL_SDM</sub> V <sub>CCADC</sub> V <sub>CCPLL_HPS</sub>	V <sub>CCH_GXE</sub> <sup>(1)</sup> V <sub>CCCLK_GXE</sub> <sup>(1)</sup>	V <sub>CCH_GXP</sub> V <sub>CCCLK_GXP</sub>	V <sub>CCFUSECORE_GXF</sub> V <sub>CCFUSEWR_GXF</sub> V <sub>CCCLK_GXF</sub> V <sub>CCH_UX_GXF</sub> V <sub>CCEHT_BRK_GXF</sub>	V <sub>CCED_GXR</sub> V <sub>CCCLK_GXR</sub> V <sub>CCH_FUSE_GXR</sub> V <sub>CCEHT_GXR</sub>	V <sub>CCH_GXB</sub>
Group 3	V <sub>CCA_PLL</sub> <sup>(3)</sup> V <sub>VCCR_CORE</sub> <sup>(3)</sup> V <sub>CCIO_PIO_SDM</sub> V <sub>CCBAT</sub> V <sub>CCIO_PIO</sub> V <sub>CCFUSEWR_SDM</sub> V <sub>CCIO_SDM</sub> V <sub>CCIO_HPS</sub>	—	—	—	—	V <sub>CCIO3V_GXB</sub> <sup>(2)</sup>

All power rails in Group 1 must ramp up (in any order) to a minimum of 90% of their respective nominal voltage before the power rails from Group 2 can start ramping up. The power rails within Group 2 can ramp up in any order after the last power rail in Group 1 ramps to the minimum threshold of 90% of its nominal voltage. All power rails in Group 2 must ramp to a minimum threshold of 90% of their nominal value before the Group 3 power rails can start ramping up. The power rails within Group 3 can ramp up in any order after the last power rail in Group 2 ramps up to a minimum threshold of 90% of their full value. For more information, refer to the *Intel Agilex Device Family Pin Connection Guidelines*.

All power rails must ramp up monotonically. The power-up sequence must meet the POR delay time. For the POR specifications of the Intel Agilex devices, refer to the *POR Specifications* section in the *Intel Agilex Device Data Sheet*.

(1) For Intel Agilex devices with E-tile, these voltage rails must follow the power-down sequence. For more information, refer to the *Power-Down Sequence for the Intel Agilex Devices with E-Tile* figure.

(2) For Intel Agilex devices with H-tile, these voltage rails must follow the power-down sequence. For more information, refer to the *Power-Down Sequence for the Intel Agilex Devices with H-Tile* figure.

(3) For Intel Agilex production devices and ES (except 2486A package) devices, V<sub>CCA\_PLL</sub> and V<sub>VCCR\_CORE</sub> are part of power Group 3. For Intel Agilex ES (2486A package) devices, V<sub>CCA\_PLL</sub> and V<sub>VCCR\_CORE</sub> are part of power Group 2.



For configuration via protocol (CvP), the total  $t_{\text{RAMP}}$  must be less than 10 ms from the first power supply ramp-up to the last power supply ramp-up. For the  $t_{\text{RAMP}}$  specifications, refer to the *Recommended Operating Conditions* section in the *Intel Agilex Device Data Sheet*.

For Intel Agilex devices, there is no power-down sequence requirement, except for Intel Agilex devices with E-tile and H-tile.

For Intel Agilex devices without E-tile and H-tile, Intel recommends that you reverse the power-up sequence when you power down your device.

#### Related Information

- [Intel Agilex Device Family Pin Connection Guidelines](#)  
Provides more information about the power supply sharing guidelines.
- [Intel Agilex Device Data Sheet](#)  
Provides more information about the  $t_{\text{RAMP}}$  and POR specifications.

### 3.2.1. Guidelines for I/O Pins in GPIO, HPS, and SDM Banks During Power Sequencing

Intel Agilex devices do not support hot-socketing and require a specific power sequence. Design your power supply solution to properly control the complete power sequence.

Adhere to the following guidelines to prevent unnecessary current draw on the I/O pins located in the GPIO, HPS, and SDM banks. These guidelines are applicable for unpowered, power up to POR, POR delay, POR delay to configuration, configuration, initialization, user mode, and power down device states.


- The I/O pins including the HPS and SDM shared I/O in the GPIO banks can be in tri-state, connected to ground or connected to `VCCIO_PIO`. The voltage level for these pins must not exceed the DC input voltage ( $V_I$ ) value.
- The I/O pins in the HPS banks can be in tri-state, connected to ground or connected to `VCCIO_HPS`. The voltage level for these pins must not exceed 1.89 V.
- The I/O pins in the SDM banks can be in tri-state, connected to ground or connected to `VCCIO_SDM`. The voltage level for these pins must not exceed 1.89 V.
- These pins can tolerate a maximum of 10 mA per pin and a total of 100 mA per I/O bank for all conditions.

### 3.3. Power-Down Sequence Requirements for Intel Agilex Devices with E-Tile or H-Tile

Intel Agilex devices with E-tile or H-tile must follow certain requirements during a power-down sequence. The power-down sequence can be a controlled power-down event via an on or off switch or an uncontrolled event such as a power supply collapse. In either situation, you must follow a specific power-down sequence.

**Power-Down Sequence for Intel Agilex Devices with H-Tile**

**Figure 3. Power-Down Sequence for Intel Agilex Devices with H-Tile**




- Power down all power rails fully within 100 ms.
- Before Group 2 supplies power down, power down all Group 3 supplies within 10% of GND.
- Before Group 1 supplies power down, power down all Group 2 supplies within 10% of GND.

For Intel Agilex devices with H-tile, you can combine and ramp down other voltage rails that share the same voltage level and the same voltage regulator. If VCCIO3V\_GXB is 1.8V, you can combine it with VCCPT in Group 2.



### Power-Down Sequence for Intel Agilex Devices with E-Tile

Figure 4. Power-Down Sequence for Intel Agilex Devices with E-Tile



- Power down all power rails fully within 100 ms.
- Before Group 1 supplies power down, power down all Group 2 supplies within 10% of GND.

For Intel Agilex devices with E-tile, you can combine and ramp down other voltage rails that share the same voltage level and the same voltage regulator.


### 3.4. Power-On Reset

The power-on reset (POR) circuitry keeps the Intel Agilex device in the reset state until the power supply outputs are within the recommended operating range.

A POR event occurs when you power up the Intel Agilex device until all power supplies monitored by the POR circuitry reach the recommended operating range within the maximum power supply ramp time,  $t_{RAMP}$ . If  $t_{RAMP}$  is not met, the Intel Agilex device I/O pins and programming registers remain tri-stated, which may cause device configuration to fail.

**Figure 5. Relationship Between  $t_{RAMP}$  and POR Delay**

The boot ROM initialization sequence is part of the POR delay. For  $t_{RAMP}$  and POR delay specifications, refer to the *Intel Agilex Device Data Sheet*.



The Intel Agilex POR circuitry uses individual detection circuitry to monitor each of the configuration-related power supplies independently. The POR circuitry is gated by the outputs of all the individual detectors.

POR delay is the time from when the POR trips out to the final reset signal. For POR trip level, you can use the minimum value of the last power supply as a reference.

The Intel Agilex device is held in the POR state until all power supplies have passed their trigger point. After power supplies have passed the trigger point, the Secure Device Manager (SDM) will wait for a configurable delay time and then start device configuration.

**Related Information**


[Intel Agilex Device Data Sheet](#)

Provides more information about the  $t_{RAMP}$  and POR specifications.

**3.4.1. Power Supplies Monitored by the POR Circuitry**

The following power supplies are monitored by the Intel Agilex POR circuitry:

- $V_{CCL\_SDM}$
- $V_{CCPT}$
- $V_{CCIO\_SDM}$



### 3. Intel Agilex Power and I/O State Sequencing

UG-20215 | 2021.02.08

- V<sub>CCADC</sub>
- V<sub>CCBAT</sub>
- V<sub>CC</sub>
- V<sub>CCH\_SDM</sub>
- V<sub>CCL\_HPS</sub>
- V<sub>CCIO\_PIO\_SDM</sub>
- V<sub>CCR\_CORE</sub>

## 4. Intel Agilex Sensor Monitoring System

Intel Agilex devices provide you with on-chip voltage and temperature sensors. You can use these sensors to monitor external voltages and on-chip operation conditions such as the internal power rail and on-chip junction temperature.

The Intel Agilex sensor monitoring system stores sampled data in the secure device manager (SDM). You can read the voltage and temperature values in the SDM by using the Mailbox Client Intel FPGA IP or the Mailbox Client with Avalon® Streaming Interface Intel FPGA IP.


### Related Information

- [Operation Commands, Mailbox Client Intel FPGA IP User Guide](#)  
Provides information about the GET\_VOLTAGE and GET\_TEMPERATURE commands of the Mailbox Client IP.
- [Mailbox Client with Avalon Streaming Interface Intel FPGA IP User Guide](#)  
Provides information about reading the voltage and temperature values using the Mailbox Client with Avalon Streaming Interface IP.

### 4.1. Voltage Monitoring System

The Intel Agilex voltage monitoring system uses a built-in 7-bit analog to digital converter (ADC). The ADC can sample up to one kilo samples per second (KSPS).

**Figure 6. Intel Agilex Voltage Sensor**



The voltage sensor has the following capabilities:

- Monitor external voltages up to 1.10 V through two pairs of differential input pins.
- Monitor internal power supplies. For internal high-voltage rails, a voltage divider function divides the input voltage by half and feeds the voltage to the ADC. The SDM then doubles the ADC reading to get the actual voltage,






### 4.1.1. Voltage Sensor Transfer Function

The Intel Agilex voltage sensor supports the ADC's unipolar operation mode.

**Figure 7. Intel Agilex ADC 7-Bit Unipolar Transfer Function**

The analog input scale has full scale code from 00h to 7Fh. The measurement can only display up to *full scale - 1 LSB*



## 4.2. Temperature Monitoring System

The Intel Agilex temperature monitoring system allows you to measure the on-chip temperature ( $T_{\text{JUNCTION}}$ ) using local temperature sensors or remote temperature sensing diodes (TSDs).

**Table 3. Overview of the Local and Remote Temperature Sensors**

Feature	Local Temperature Sensor	Remote TSD
Temperature sensing	Uses the built-in ADC to sample the on-chip temperature.	Interfaces the TSD with an external temperature sensing chip.
Readout access	From the SDM mailbox through the Mailbox Client or Mailbox Client with Avalon Streaming Interface IPs.	From the external temperature sensing chip.
Operation capability	While the Intel Agilex device is in user mode.	While the Intel Agilex device is powered on or off.
User calibration	Not required.	Required. Refer to the related information.

### Related Information


Guidelines: Calibrate Temperature Sensing Chip Interfacing the Intel Agilex Remote TSD on page 24

#### 4.2.1. Local Temperature Sensor

The Intel Agilex local temperature sensors use built-in 11-bit ADCs and provide temperature readouts through the SDM mailbox. Each temperature sensor locations contain up to two local TSDs in the core fabric, or up to four TSDs in transceiver tiles<sup>(4)</sup>.

**Figure 8. Intel Agilex Local Temperature Sensor**

This figure is a block diagram of the local temperature sensors. For the physical locations of the sensors, refer to the related information.



The Intel Agilex provides up to nine local temperature sensor locations for monitoring on-chip temperature:

- Up to five temperature sensor locations in the core fabric—with a total of up to nine local TSDs among them—allow you to monitor the temperatures around the core fabric.
- Up to four local temperature sensor locations, one in each transceiver tile, allow you to monitor the temperature of the transceiver tiles. The number of transceiver tiles varies among Intel Agilex product lines and package options.

#### Catastrophic Trip Signal

The catastrophic trip signal, `nCATTRIP`, is an optional signal that you can assign to any unused `SDM_IO` pin. If enabled, the `nCATTRIP` signal asserts when the core temperature is greater than 120° C. When the signal is asserted, you must immediately power down the FPGA to avoid permanent damage to the device.

**Note:** The catastrophic signal is not supported for the local TSD in the SDM location.

### Related Information

- [Temperature Sensor Locations](#) on page 19

<sup>(4)</sup> E-tile transceivers have four local TSDs in each location. Other types of transceiver tiles have only one local TSD per location.




- [SDM Pin Mapping, Intel Agilex Configuration User Guide](#)  
Provides more details about enabling and assigning the nCATTRIP signal to an SDM\_IO pin.

### 4.2.2. Remote Temperature Sensing Diode

The Intel Agilex remote TSD interface allows you to monitor the temperature of the core fabric and transceiver tiles using an external temperature sensor.

**Figure 9. External Temperature Sensor Connection to the Intel Agilex Remote TSD**

The remote TSD requires a two-pins connection.



- In the Intel Agilex device pin-out files, the remote TSD pins are marked as TEMPDIODEP and TEMPDIODEN.
- For the remote TSD characteristics, refer to the relevant section in the Intel Agilex device datasheet.

#### Related Information


[Temperature Sensor Locations](#) on page 19

### 4.2.3. Temperature Sensor Locations

The Intel Agilex local and remote TSDs are located in the core fabric and transceiver tiles. There are several local temperature sensor locations within the core fabric and one location in each transceiver tile.


**Figure 10. Temperature Sensing Diode Locations—Intel Agilex AGF 004, AGF 006, and AGF 008**

This figure shows approximate locations of the temperature sensors and is not to scale. The figure shows a device with P-tile transceivers. E-tile transceivers have four local TSDs per location.



**Figure 11. Temperature Sensing Diode Locations—Intel Agilex AGF 012, AGF 014, AGF 022, AGF 027, AGI 022, and AGI 027**

This figure shows approximate locations of the temperature sensors and is not to scale. The figure shows a device with P-tile transceivers. E-tile transceivers have four local TSDs per location.



**Note:** The availability of the transceiver tiles varies among Intel Agilex devices. The HPS block is only available in Intel Agilex SoC FPGAs.

- To monitor the HPS temperature, use TSD 1 in location 4.
- To monitor the SDM temperature, use the TSD in location 0.



**Figure 12. Bit Format to Mailbox Client with Avalon Streaming Interface IP to Specify Local TSDs to Read**

To specify which local TSD to read, provide the Mailbox Client with Avalon Streaming Interface IP with the 32-bit value in fixed length hexadecimal codes.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				Location Code												Sensor Mask															

**Table 4. Local Temperature Sensor Locations and Equivalent Remote TSD Pin Names**

The temperature sensor locations are as shown in the preceding figures. Not all locations have a remote TSD. In locations with a remote TSD, the remote TSD is physically located next to the local TSDs that are marked as local TSD 1.

Location Number	Availability in Product Line		Sensor Location [31..16] (Hexadecimal code)	Supported Channel <sup>(5)</sup> (Specify sensor bitmask[15..0] as hexadecimal value)	Equivalent Remote TSD Pin Name (Next to local TSD 1 in sensor location)
	AGF 004 AGF 006 AGF 008 AGF 012 AGF 014	AGF 022 AGF 027 AGI 022 AGI 027			
0	Yes	Yes	0000	1, 0	TEMPDIODE0Ap / TEMPDIODE0An
1	Yes	Yes	0001	2, 1, 0 <sup>(6)</sup>	—
2	Yes	Yes	0002	2, 1, 0 <sup>(6)</sup>	TEMPDIODE0Cp / TEMPDIODE0Cn
3	Yes	Yes	0003	2, 1, 0 <sup>(6)</sup>	—
4	Yes	Yes	0004	2, 1, 0 <sup>(6)</sup>	—
5	Yes	Yes	0005	4, 3, 2, 1, 0 <sup>(7)</sup>	TEMPDIODE1p / TEMPDIODE1n
7	—	Yes	0007	4, 3, 2, 1, 0 <sup>(7)</sup>	TEMPDIODE3p / TEMPDIODE3n
8	Yes	Yes	0008	4, 3, 2, 1, 0 <sup>(7)</sup>	TEMPDIODE4p / TEMPDIODE4n
10	—	Yes	000A	4, 3, 2, 1, 0 <sup>(7)</sup>	TEMPDIODE6p / TEMPDIODE6n

#### Related Information

- [Operation Commands, Mailbox Client Intel FPGA IP User Guide](#)  
Provides information about the GET\_VOLTAGE and GET\_TEMPERATURE commands of the Mailbox Client IP.
- [Mailbox Client with Avalon Streaming Interface Intel FPGA IP User Guide](#)  
Provides information about reading the voltage and temperature values using the Mailbox Client with Avalon Streaming Interface IP.

<sup>(5)</sup> For sensor locations with several local TSDs, channel 0 (mask [0]) returns the highest temperature among the local TSDs in the particular location.

<sup>(6)</sup> hannel 2 (mask [2]) is available only in selected production devices

<sup>(7)</sup> Channels 2, 3, and 4 (masks [4..2]) are applicable only to E-tile transceiver tiles.



### 4.2.4. Retrieving Local Temperature Sensor Reading

To retrieve the temperature readings, provide the location code and sensor masks to the Mailbox Client with Avalon Streaming Interface Intel FPGA IP. The Mailbox Client with Avalon Streaming Interface IP accepts a 32-bit value in fixed length hexadecimal format.

Bits [27..16] carry the local TSD location code while bits [15..0] represent the temperature channels in the location. Bits [31..28] are reserved.

- For an E-tile location, with up to four local TSDs in the same tile, sensor masks [4..1] specify the local TSDs to read. Sensor mask [0] returns the value from the TSD with the highest temperature in the location.
- For core fabric locations with two local TSDs, sensor masks [2..1] specify the local TSDs to read. Sensor mask [0] returns the value from the TSD with the highest temperature in the location.
- For the core fabric, H-tile, and P-tile locations that have only a single local TSD, the sensor mask defaults to 0.
- If the location has only one local TSD, you can specify only the location code.

**Table 5. Examples for Reading Temperature through the SDM Mailbox**

Location		Channels to Read in the Location	Hexadecimal Code to Send	Values Returned
Type	Number			
E-tile	5	Temperature from all local TSDs in location 5 and the highest temperature in the location.	0x0005001F	Returns five values—temperature for local TSDs 1, 2, 3, and 4 in the location, and the highest temperature among them.
		Temperature from TSD with the highest temperature in location 5.	0x00050001	Returns one value—the value of the TSD with the highest temperature in the location.
P-Tile	8	Temperature of the local TSD in location 8.	0x00080002	Because P-tile transceivers only have a single local TSD in the location, both hexadecimal code returns the same value.
		Temperature of TSD with the highest temperature in location 8.	0x00080001	
Core fabric	1 <sup>(8)</sup>	Temperature from all local TSDs in location 1.	0x00010006	Returns two values—temperature for local TSDs 1 and 2.
		Temperature from all local TSDs in location 1 and the highest temperature in the location.	0x00010007	Returns three values—temperature for local TSDs 1 and 2 in the location, and the highest temperature among them.

**Note:** Intel recommends that you read all local TSDs in an E-tile location and use the highest temperature readout as the critical point for the transceiver tile. Alternatively, you can query sensor mask [0] for the highest temperature in the E-tile location.

#### Related Information

- [Operation Commands, Mailbox Client Intel FPGA IP User Guide](#)  
Provides information about the GET\_VOLTAGE and GET\_TEMPERATURE commands of the Mailbox Client IP.
- [Mailbox Client with Avalon Streaming Interface Intel FPGA IP User Guide](#)  
Provides information about reading the voltage and temperature values using the Mailbox Client with Avalon Streaming Interface IP.

<sup>(8)</sup> Example is applicable to devices with two local TSDs in location 1



## 4.2.5. Temperature Sensor Error Codes

**Table 6. Temperature Sensor Error Codes and Solutions**

Error Code	Invalid Condition	Solution
0x80000000	Selected temperature sensor channel is currently inactive.	Ensure that the tile where the TSD is located is actively in use.
0x80000001	Selected temperature sensor channel returned a value that is not the latest reading.	Retrieve the temperature reading again
0x80000002	Selected temperature sensor channel is invalid for the device.	Ignore the returned data because the temperature sensor channel location is invalid
0x80000003	System is corrupted or failed to respond	Contact Intel FPGA support
0x80000004		
0x80000005	Communication mechanism is busy	Retrieve the temperature reading again
0x800000FF	System is corrupted or failed to respond	Contact Intel FPGA support

## 4.3. Intel Agilex Sensors Design Considerations

To ensure the success of your designs, follow the recommended design guidelines. These guidelines apply to all variants of the device family unless noted otherwise.

### 4.3.1. Intel Agilex Voltage Monitor Design Guidelines

- Connect the power pins and VSIG pins according to the requirements in the Intel Agilex pin connection guidelines.
- If you use the voltage sensor in single-ended mode, tie the VSIGN pin to the GND pin.
- To prevent damage, do not drive VSIGP and VSIGN pins until the VCCADC power rail has reached 1.62 V.

### 4.3.2. Intel Agilex Temperature Monitor Design Guidelines

You can measure the on-chip temperature of the core fabric or transceiver tiles through the remote TSDs while the device is powered on or powered off. However, the local temperature sensors are available only after the device is powered up and configured.

- Connect the remote TSD pins to external temperature sensing devices to monitor the on-chip temperature.
- To interface with the remote TSD, use temperature sensing chips with features that allow you to perform calibration and measurement compensation to improve accuracy, such as:
  - Configurable ideality factor
  - Offset adjustment with or without Beta compensation
- Keep the resistance of both board traces to the remote TSD p and n pins to less than 0.2  $\Omega$ .
- Route both traces in equal lengths and shield them.
- Intel recommends a 10-mils width and space for both traces.



- Route both traces through the most minimum number of vias and crossunders possible to minimize the thermocouple effects.
- Ensure that the number of vias for both traces are the same.
- To avoid coupling, insert a GND plane between the remote TSD pins traces and high-frequency toggling signals, such as clocks and I/O signals.
- To filter high-frequency noise, place an external capacitor between the traces close to the external sensors.
- If you use only the local temperature sensors, you can leave the remote TSD p and n pins unconnected.

For details about device specifications and connection guidelines, refer to the external temperature sensor manufacturer's documentation.

### 4.3.3. Intel Agilex E-Tile Transceiver Local Temperature Sensor Design Guidelines

Each E-tile transceiver tile has four built-in local TSDs, spread across the transceiver die. When you query the sensors, the readings from the TSDs may vary slightly from each other because of the different activities run in each TSD location of the E-tile transceiver.

- For temperature reading through the SDM mailbox, you can query all local TSDs.
- Intel recommends that you read all local TSDs in an E-tile temperature sensor location and use the highest temperature readout as the critical point for the tile.

### 4.3.4. Guidelines: Calibrate Temperature Sensing Chip Interfacing the Intel Agilex Remote TSD

If you interface an external temperature sensing chip to the Intel Agilex remote TSD, you must calibrate the external chip to avoid temperature measurement inaccuracy.

The calibration of the external temperature sensing chip identifies optimized settings such as the temperature offset and change in ideality factor. The external chip uses these settings to accurately sample the temperature from the Intel Agilex remote TSD.

## 4.4. Temperature Reading Design Example

You can use the Temperature Reading design example to understand better how to set up and use the Intel Agilex temperature sensors with the Mailbox Client with Avalon Streaming Interface Intel FPGA IP.

### Related Information


- [Mailbox Client with Avalon Streaming Interface Intel FPGA IP User Guide](#)  
Provides information about reading the voltage and temperature values using the Mailbox Client with Avalon Streaming Interface IP.
- [Temperature Reading Design Example File](#)  
Downloads the Intel-Agilex-TemperatureReadingDesignExample.qar design example archive.
- [Temperature Reading Design Example Description](#) on page 26



### 4.4.1. Directory Structure

After unarchiving the Temperature Reading design example, it consists of a main directory with several subdirectories and files.

**Figure 13. Temperature Reading Design Example Directory Structure**



#### Related Information

##### [Temperature Reading Design Example File](#)

Downloads the Intel-Agilex-TemperatureReadingDesignExample.gar design example archive.

### 4.4.2. Hardware and Software Requirements

Intel uses the following hardware and software to test the Temperature Reading design example.

- Temperature Reading design example Intel Quartus Prime archive
- Intel Quartus Prime Pro Edition software, version 20.4
- Intel Quartus Prime In-System Sources and Probes Editor
- Intel Quartus Prime Signal Tap Logic Analyzer
- Intel Quartus Prime System Console
- Intel Agilex F-Series FPGA Development Kit

#### Related Information

##### • [Temperature Reading Design Example File](#)

Downloads the Intel-Agilex-TemperatureReadingDesignExample.gar design example archive.


##### • [Intel Agilex F-Series FPGA Development Kit](#)

Provides more information and allow you to order the Intel Agilex F-Series FPGA Development Kit.

### 4.4.3. Temperature Reading Design Example Description

The Temperature Reading design example exposes a JTAG-to-Avalon streaming interface that allows you to interact with the design example modules through the Intel Quartus Prime System Console.

Figure 14. Temperature Reading Design Example Block Diagram



All the Intel Quartus Prime System Console read and write commands control a set of parallel I/O IPs that select a command for the Mailbox Client with Avalon Streaming Interface IP to execute. At the same time, the parallel I/O IPs control a FIFO IP that stores all the Mailbox Client with Avalon Streaming Interface IP responses.

Table 7. Description of Modules in the Design Example

Module	Description
u_avst_fsm_cmd	<p>This module connects to a four-bit wide bus that selects a command for a finite state machine to send to the Mailbox Client with Avalon Streaming Interface IP. The available commands are hardcoded in a look-up table (LUT) modeled in the <code>command_rom.sv</code> file. You can modify the LUT to edit existing commands or include new commands.</p> <p>Command LUT ROM bit order:</p> <ul style="list-style-type: none"> <li>[37..34]—the command ROM address that contains the next argument of the command. All final arguments for a command points to address 0x0.</li> <li>[33]—the finite state machine uses this bit to identify and assert the "start of packet" protocol signal.</li> <li>[32]—the finite state machine uses this bit to identify and assert the "end of packet" protocol signal.</li> <li>[31..0]—The command header or argument that the design example sends to the Mailbox Client with Avalon Streaming Interface IP.</li> </ul>
u_avst_fsm_rsp	<p>This module receives the response from the Mailbox Client with Avalon Streaming Interface IP. The module handles the Avalon streaming interface protocol and stores the header and arguments from the response in a FIFO. The design example exposes the read interface of the FIFO the <code>u_control_sys</code> module so you can access through the Intel Quartus Prime System Console.</p>

- You can access the master reset signal for the system through an In-System Sources and Probes instance. By default, the system is in the reset state.
- The same In-System Sources and Probes instance connects to a heartbeat counter. Therefore, you must verify that the system has a free running clock.
- A 100 MHz clock constrains all the design example logic.
- The protocol finite state machine of the design example can handle only a single command at a time. Before sending the next command, wait until the system has stored the response from the previous command in the response FIFO.



#### 4.4.4. Using the Temperature Reading Design Example

To use the Temperature Reading design example, you generate and program the design example to the development kit. Then, you can start the design and send commands. You can verify the design using Signal Tap.

##### 4.4.4.1. Opening the Temperature Reading Design Example

1. Download the design example project archive (Intel-Agilex-TemperatureReadingDesignExample.qar).
2. In the Intel Quartus Prime Pro Edition software, click **File** ► **Open Project** and select the Intel-Agilex-TemperatureReadingDesignExample.qar project archive.
3. In the **Restore Archived Project** window, specify the **Destination folder**.
4. Click **OK**.

The Intel Quartus Prime software extracts the files from the archive and opens the top.qpf project.

After the project opens, you can compile the design example and generate the .sof file.

##### Related Information

- [Temperature Reading Design Example File](#)  
Downloads the Intel-Agilex-TemperatureReadingDesignExample.qar design example archive.
- [Compiling the Temperature Reading Design Example and Generating the Software Object File](#) on page 27
- [Directory Structure](#) on page 25

##### 4.4.4.2. Compiling the Temperature Reading Design Example and Generating the Software Object File

Before you begin, use Intel Quartus Prime software to extract and open the Temperature Reading design example.

1. With the Temperature Reading design example open, from the Intel Quartus Prime menu, select **Processing** ► **Start Compilation** to compile the design example.
2. Wait for the compilation to complete successfully,
3. Navigate to the <Main project directory>\project\output\_files directory to find the generated software object file (.sof).

After generating the .sof file, you can program the design example into the development kit and run the design.

##### Related Information


- [Opening the Temperature Reading Design Example](#) on page 27
- [Programming and Starting Up the Temperature Reading Design Example](#) on page 28
- [Directory Structure](#) on page 25

#### 4.4.4.3. Programming and Starting Up the Temperature Reading Design Example

Before you begin, generate the Temperature Reading design example .sof file.

1. From the Intel Quartus Prime menu, select **Tools > Programmer**
2. In the **Programmer** window, click **Add File**.
3. Select the generated <filename>.sof file and click **Open**
4. In the **Program/Configure** column of the <filename>.sof row, turn on the check box.
5. Click **Start** to load the <filename>.sof to the Intel Agilex F-Series FPGA Development Kit and wait until the progress is 100%.
6. From the Intel Quartus Prime menu, select **Tools > In-System Sources and Probes Editor**.

**Figure 15. Temperature Reading Design Example in the In-System Sources and Probes Editor**



7. In the **In-System Sources and Probes Editor** window, verify that the **probe[4..0]** signal is toggling.
8. Set the **source[0]** signal that controls the system reset to Low. The system exits the reset state.

After you set the design example to run, you can start sending command using the Intel Quartus Prime System Console.

#### Related Information

- [Compiling the Temperature Reading Design Example and Generating the Software Object File](#) on page 27
- [Sending Commands to the Temperature Reading Design Example](#) on page 28

#### 4.4.4.4. Sending Commands to the Temperature Reading Design Example

Before you begin, program the .sof of the Temperature Reading design example into the Intel Agilex F-Series FPGA Development Kit.

1. From the Intel Quartus Prime menu, select **Tools > System Debugging Tools > System Console**.
2. In the **System Console** window, click inside the **TCL Console** tab.
3. Enter the following command: `source main.tcl`  
The console loads the `main.tcl` script.
4. Enter a supported command in the System Console, for example, `get_temperature_5`.



Refer to the related information for the commands supported by the `main.tcl` script.

**Figure 16. Running a Command Routine in the System Console**

```

Tcl Console
how to
access the functionality provided. You
can include those macros in your
scripts by issuing Tcl source commands.
-----
% source main.tcl

% get_temperature_5
0x07001000
0x00002840
  
```

The System Console displays the results after the command. The first element of the results represents the header of the Mailbox Client with Avalon Streaming Interface IP response.

The header shows the executed command routine number, the number of expected argument for the command, and an error code if there is an error with the request. In the example, `get_temperature_5` is routine number seven (07), it expects one (01) argument, and there is no error.

**Note:** The System Console does not allow you to run another command routine until it has received a response from the Mailbox Client with Avalon Streaming Interface IP.

#### Related Information

- [Programming and Starting Up the Temperature Reading Design Example](#) on page 28
- [Default Commands for the Temperature Reading Design Example](#) on page 29

#### 4.4.4.4.1. Default Commands for the Temperature Reading Design Example


The Temperature Reading design example contains a `main.tcl` script that provides a set of commands you can run.

**Table 8. Command Routines in the `main.tcl` Script**

Command Routine	Description
<code>send_noop</code>	Sends the NOOP command of the Mailbox Client with Avalon Streaming Interface IP.
<code>get_voltage</code>	Sends the GET_VOLTAGE command of the Mailbox Client with Avalon Streaming Interface IP.
<code>get_temperature_1</code>	Reads local TSD 1 in core fabric sensor location 0.
<code>get_temperature_2</code>	Reads local TSD 1 in transceiver tile sensor location 5.
<code>get_temperature_3</code>	Reads local TSD 1 in core fabric location 2.
<code>get_temperature_4</code>	Reads local TSD 1 in transceiver tile location 10.
<i>continued...</i>	

Command Routine	Description
get_temperature_5	Reads local TSD 1 in core fabric sensor location 4.
get_idcode	Sends the GET_IDCODE command of the Mailbox Client with Avalon Streaming Interface IP.
get_chipid	Sends the GET_CHIPID command of the Mailbox Client with Avalon Streaming Interface IP.

**Figure 17. Locations of TSDs Read by the get\_temperature\_n Commands**



**Related Information**

- [Sending Commands to the Temperature Reading Design Example](#) on page 28
- [Temperature Sensor Locations](#) on page 19  
Provides more information about the physical locations of the temperature sensors and how to address them.

**4.4.5. Verifying the Interaction between the Design Example Interaction and the Mailbox Client with Avalon Streaming Interface IP**

To verify the interaction between the state machines of the design example with the Mailbox Client with Avalon Streaming Interface IP, use the `stp_basic_debug.stp` Signal Tap file provided with the design example.

The provided Signal Tap file keeps track of the following signals:

- The parallel I/O IPs connected to the state machines
- The command and response interfaces from the Mailbox Client with Avalon Streaming Interface IP
- The internal state of the state machines
- The response FIFO



**Figure 18. Capturing an Outgoing Command**

To capture an outgoing command to the Mailbox Client with Avalon Streaming Interface IP, set a rising edge trigger condition on the `usr_start_edge` signal of the **User Interface** group.


		trigger: 2020/09/29 19:26:21 #1		Lock mode:  Allow all changes	
		Node	Data Enable	Trigger Enable	Trigger Conditions
Type	Alias	Name	197	197	1 ✓ Basic ANL ▾
*		system_issp_reset	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
*		sys_reset	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
*		u_agilex_st_mailbox_client command_status_invalid	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
g		[-] User Interface	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
		usr_busy	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		usr_start	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		usr_start_edge	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		[-] usr_addr[3..0]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Xh
C		[+] Command Interface	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
g		[+] Response Interface	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
r		[+] fsm cmd	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
r		[+] fsm rsp	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
C		[+] rsp fifo	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND

**Figure 19. Capturing an Incoming Response**

To capture a command incoming to the Mailbox Client with Avalon Streaming Interface IP, set an edge trigger condition on the `response_valid` signal of the **Response Interface** group.


		trigger: 2020/09/29 19:26:21 #1		Lock mode:  Allow all changes	
		Node	Data Enable	Trigger Enable	Trigger Conditions
Type	Alias	Name	197	197	1 ✓ Basic ANL ▾
*		system_issp_reset	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
*		sys_reset	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
*		u_agilex_st_mailbox_client command_status_invalid	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
g		[-] User Interface	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
C		[+] Command Interface	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
g		[-] Response Interface	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
		response_endofpacket	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		response_ready	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		response_startofpacket	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		response_valid	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
		[-] response_data[31..0]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	XXXXXXXXh
r		[+] fsm cmd	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
r		[+] fsm rsp	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND
C		[+] rsp fifo	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	AND

**Figure 20. Signal Tap Capture of Outgoing GET\_TEMPERATURE Command to the Mailbox Client with Avalon Streaming Interface IP**





**Figure 21. Signal Tap Capture of Response for GET\_TEMPERATURE Command from the Mailbox Client with Avalon Streaming Interface IP**



**Note:** The Mailbox Client with Avalon Streaming Interface IP can hold the Start of Packet and End of Packet signals in a high state even if there is no traffic between the IP and the finite state machine.



## 5. Intel Agilex Power Optimization Techniques and Features

---

Intel Agilex devices leverage on advanced 10-nm process technology, an enhanced core architecture, and various optimizations to reduce total power consumption. The power optimization techniques and features are listed below:

- SmartVID Standard Power Devices
  - Temperature Compensation
- DSP and M20K Power Gating
- Clock Gating
- Power Sense Line

### 5.1. SmartVID Standard Power Devices

The SmartVID feature compensates for process variation by narrowing the process distribution using voltage adaptation.

This feature is supported in all Intel Agilex devices with the -V and -E power options only. For the -V and -E power option devices, you must connect the `PWRMGT_SCL` and `PWRMGT_SDA` pins in both the Power Management BUS (PMBus) master and PMBus slave modes. An additional `PWRMGT_ALERT` pin is required when you configure the Intel Agilex device in the PMBus slave mode. All connections required must be set up on the circuit board and in the Intel Quartus Prime software.

For more information about how to connect these pins on the circuit board, refer to the *Intel Agilex Device Family Pin Connection Guidelines*.

For instructions on how to set up the connections in the Intel Quartus Prime software, refer to the [Specifying Power Management and VID Parameters and Options](#) on page 43.

**Note:** Intel Agilex standard power devices (-1V, -2V, -3V, -3E, and -4X power grades) are SmartVID devices. The core voltage supplies ( $V_{CC}$  and  $V_{CCP}$ ) for each SmartVID device must be driven by a PMBus-compliant voltage regulator dedicated to the Intel Agilex -V device that is connected to that Intel Agilex device via PMBus. For Intel Agilex standard power devices, use of a PMBus-compliant voltage regulator for each device is mandatory. Intel Agilex devices will not configure or function correctly if the core voltage is driven by a non-PMBus compliant regulator with a fixed output voltage.

Intel programs the optimum voltage level required by each individual Intel Agilex device into a fuse block during device manufacturing. The Secure Device Manager (SDM) Power Manager reads these values and can communicate them to an external power regulator or a system power controller through the PMBus interface.



The SmartVID feature allows a power regulator to provide the Intel Agilex device with  $V_{CC}$  and  $V_{CCP}$  voltage levels that maintain the performance of the specific device speed grade. When the SmartVID feature is used:

1. Intel Agilex devices are powered up at 0.80V regardless of speed grade for both  $V_{CC}$  and  $V_{CCP}$ .
2. After the VID-fused value in the Intel Agilex device is determined and propagated to the external voltage regulator, both the  $V_{CC}$  and  $V_{CCP}$  voltages are regulated based on the VID-fused value.

#### Related Information

- [Intel Agilex Device Family Pin Connection Guidelines](#)  
Provides more information about the connection guidelines of each pin.
- [Specifying Power Management and VID Parameters and Options](#) on page 43  
Provides instructions on how to set up the connection in the Intel Quartus Prime software.

### 5.1.1. SmartVID Feature Implementation in Intel Agilex Devices

Devices supporting the SmartVID feature have a VID-fused value programmed into a fuse block during device manufacturing. The VID-fused value represents a voltage level in the range of 0.6 V to 1.0 V. Each device has its own specific VID-fused value.

The VID-fused value is sent to the external regulator or system power controller through the PMBus interface. Upon receiving the VID-fused value, an adjustable regulator tunes the  $V_{CC}$  and  $V_{CCP}$  voltage levels to the voltage specified by the VID-fused value.

Intel Agilex devices perform the SmartVID setup in the early stage of the configuration process. The SmartVID process will continue to monitor the  $V_{CC}$  and  $V_{CCP}$  voltage rails in user mode. The Power Manager monitors the temperature and adjusts the voltage when required. For more information, refer to the *Temperature Compensation* section.

**Table 9. SmartVID Regulator Requirements**

Specification	Value
Voltage range	0.6 V – 1.0 V
Voltage step	5 – 10 mV
Ramp time	<ul style="list-style-type: none"><li>• Non-CvP—10 mV/10 ms to 10 mV/20 <math>\mu</math>s</li><li>• Configuration via Protocol (CvP)—10 mV/60 <math>\mu</math>s to 10 mV/20 <math>\mu</math>s <sup>(9)</sup></li></ul>

<sup>(9)</sup> When the system is required to support the CvP functionality and meet the PCI Express\* (PCIe\*) link-up timing budget during the initial power up, the minimum ramp time is 10 mV/60  $\mu$ s.



**Table 10. Supported Voltage Output Format for Intel Agilex Devices with the -V and -E Power Options**

Voltage Output Format	Operating Modes	
	PMBus Master Mode	PMBus Slave Mode
Linear mode	Yes	No
VID mode	No	No
Direct mode	Yes	Yes, with coefficient $m=1$ , $b=0$ , and $R=0$


**Related Information**

Temperature Compensation on page 42

**5.1.2. SDM Power Manager**

In Intel Agilex devices, the SmartVID feature is managed by the SDM subsystem. The SDM subsystem is powered up after  $V_{CC}$  and  $V_{CCP}$  voltage levels are powered up to 0.8V. The SDM Power Manager reads the VID-fused value and communicates this value to the external voltage regulator through the PMBus interface.

**Figure 22. SDM Power Manager Block Diagram**



The SDM Power Manager has the following stages:

- Initial stage
  - Set the external voltage regulator to supply power to  $V_{CC}$  and  $V_{CCP}$  to the voltage level based on the VID-fused value and the device temperature.
  - Configures the FPGA and switches the FPGA to user mode.
- Monitor stage
  - Monitors temperature and updates  $V_{CC}$  and  $V_{CCP}$ .

**5.1.2.1. PMBus Master Mode**


In the PMBus master mode, during the initial stage, the SDM Power Manager sets the external voltage regulator to supply  $V_{CC}$  and  $V_{CCP}$  voltage levels based on the VID-fused value and the device temperature before it starts to configure the FPGA.

After entering user mode (in the monitor stage), the SDM Power Manager monitors temperature changes and decides if the  $V_{CC}$  and  $V_{CCP}$  output voltage values need to be updated. If voltages require updating, the SDM Power Manager identifies the voltage value based on the fuse values and the current temperature and sends the desired voltage value to the voltage regulators through the PMBus (PWRMGT\_SCL and PWRMGT\_SDA).

The PMBus master mode supports the multi-master mode.

*Note:* The PMBus master mode only supports the 1.8-V single-ended I/O standard.

**Figure 23. PMBus Master Mode**



**Table 11. Supported Commands for the PMBus Master Mode**

Command Name	Command Code	PMBus Transaction Type	Number of Bytes
PAGE <sup>(10)</sup>	00h	Write byte	1
VOUT_MODE <sup>(11)</sup>	20h	Read byte	1
<i>continued...</i>			

<sup>(10)</sup> This is an optional command. This command is only applicable if you enable the PAGE command parameter. For more information, refer to the Power Management and VID Parameters section.

<sup>(11)</sup> This is an optional command. This command is only applicable if you select the Auto discovery in the voltage output format parameter. For more information, refer to the Power Management and VID Parameters section.



Command Name	Command Code	PMBus Transaction Type	Number of Bytes
VOUT_COMMAND	21h	Write word	2
READ_VOUT	8Bh	Read word	2
MFR_ADC_CONTROL <sup>(12)</sup>	D8h	Write byte	1

### 5.1.2.2. PMBus Slave Mode

Intel Agilex devices can also be configured in the PMBus slave mode with an external power management controller acting as the PMBus master. The external power management controller that interact with Intel Agilex devices over PMBus must support clock stretching.

When you configure the Intel Agilex device in the PMBus slave mode, you must connect an additional PWRMGT\_ALERT pin while connecting the existing PWRMGT\_SCL and PWRMGT\_SDA pins. The PWRMGT\_ALERT pin is an active low signal.

**Note:** The PMBus slave mode only supports the 1.8-V single-ended I/O standard.

The external PMBus master must poll the state of the PWRMGT\_ALERT pin periodically, at an interval not longer than 100ms. When the PWRMGT\_ALERT pin is asserted, the external master uses the Alert Response Address (ARA) flow to de-assert the ALERT signal and responds based on the STATUS\_BYTE. The external master must also issue the VOUT\_COMMAND every 200ms or less to check for a possible change in the target voltage due to temperature compensation.

**Note:** The same VOUT\_COMMAND is used for reading the target voltage from the SDM or setting the voltage regulator to the new target voltage. When the Intel Agilex device operates in the PMBus slave mode, the external master sends the VOUT\_COMMAND to the SDM to get the target voltage required by the SDM. The external master then sends a VOUT\_COMMAND to the voltage regulator to set its voltage.

---

(12) This command is sent when you set the device type to LTM4677 only.

Figure 24. PMBus Slave Mode





Table 12. Supported Commands for the PMBus Slave Mode

Command Name	Command Code	Default	PMBus Transaction Type	Number of Bytes
CLEAR_FAULTS	03h	—	Send byte	0
VOUT_MODE	20h	40h	Read byte	1
VOUT_COMMAND	21h	—	Read word	2
STATUS_BYTE	78h	00h	Read byte	1



Figure 25. External PMBus Master Software Flow



**Note:**

- (1) When operating in the slave mode, the master and slave use the alert response address (ARA) flow to assert or de-assert the PWRMGT\_ALERT signal. The following are the details of the ARA flow:
  - (a) When operating in the slave mode, the slave device uses the ALERT signal to indicate the master device that an update is required.
  - (b) Upon reception of the ALERT signal, the external master device uses the ARA flow to determine which slave device has asserted the ALERT signal.
  - (c) The ARA flow is one-byte, broadcast read from the master device to the reserved SMBus Alert Response Address (0x0C).
  - (d) The slave device that has asserted the ALERT signal responds to this ARA flow with its address.
  - (e) The slave device de-asserts the ALERT signal after providing its address in step (4). The external master device uses the address provided to communicate with the correct slave device.

Table 13. Stage Flow for the External PMBus Master when the ALERT Signal is Asserted and STATUS\_BYTE=0

Sequence	SDM	PMBus Master	Notes
1	Asserts the ALERT signal	—	—
2	—	Detects the ALERT signal	—
3	—	Initiates the ARA flow	—
4	Responds to the ARA flow and provides its address	—	Only the device which has asserted the ALERT signal in step 1 responds to the ARA flow by providing its address.
5	De-asserts the ALERT signal	—	The ALERT signal is only de-asserted after the SDM responds with its address in the ARA flow.
6	—	Reads the STATUS_BYTE	—
7	Returns STATUS_BYTE=0	—	Indicates the FPGA voltage requires an update.
8	—	Sends CLEAR_FAULTS	—

*continued...*



Sequence	SDM	PMBus Master	Notes
9	—	Sends VOUT_COMMAND	The VOUT_COMMAND must be received by the SDM within 200ms after the ALERT signal is asserted. Failure to meet this requirement will cause configuration error. (13)
10	Receives the VOUT_COMMAND, responds with the target voltage	—	Calculated based on the temperature, the VID fuse and the coefficient for the direct format (you need to specify this input).
11	—	Sets the voltage regulator to the target voltage in step size not greater than 10mV/10ms step	—

**Table 14. Stage Flow for the External PMBus Master when the ALERT Signal is Asserted and STATUS\_BYTE is not equals to 0**

Sequence	SDM	PMBus Master	Notes
1	Asserts the ALERT signal	—	The SDM detects fault and asserts the ALERT signal. (14)
2	—	Detects the ALERT signal	—
3	—	Initiates the ARA flow	—
4	Responds to the ARA flow and provides its address	—	Only the device which has asserted the ALERT signal in step 1 responds to the ARA flow by providing its address.

**continued...**


(13) When there is an error triggered by the SDM because it did not receive the VOUT\_COMMAND within the specified time, you must power cycle the device to recover from the error. If you do not power cycle the device to recover from the error, you will not be able to configure the device successfully.

(14) The following faults can raise the ALERT signal:

- PMBUS\_ERR\_RD\_TOO\_MANY\_BYTES (Error with the length of the PMBus/I2C message length)
- PMBUS\_ERR\_WR\_TOO\_MANY\_BYTES (Error with the length of the PMBus/I2C message length)
- PMBUS\_ERR\_UNSUPPORTED\_CMD (VOUT\_COMMAND, VOUT\_MODE, READ\_STATUS, and CLEAR\_FAULTS are the only supported commands in the PMBUS Slave Mode)
- PMBUS\_ERR\_READ\_FLAG (Received duplicate command before being able to respond to the first command)
- PMBUS\_ERR\_INVALID\_DATA (Invalid or malformed PMBus/I2C message)


If any of the above errors are detected, the ALERT signal is raised and bit 1 of the status register is set.





Sequence	SDM	PMBus Master	Notes
5	De-asserts the ALERT signal	—	The ALERT signal is only de-asserted after the SDM responds with its address in the ARA flow.
6	—	Reads the STATUS_BYTE	—
7	Returns the STATUS_BYTE when not equal to 0	—	Indicates that other fault has occurred
8	—	Sends CLEAR_FAULTS	To reset the STATUS_BYTE.
9	—	Reads the STATUS_BYTE	To confirm that STATUS_BYTE=0
10	—	External master to handle the faults	—

**Figure 26. Handshake between the External PMBus Master and FPGA in the PMBus Slave Mode Timing Diagram**



The Intel Agilex device in the PMBus slave mode sends the VOUT\_COMMAND value in the direct format only. To read the actual voltage value, use the following equation to convert the VOUT\_COMMAND value from the Intel Agilex device.

**Figure 27. Direct Format Equation**

$$X = \frac{1}{m} (Y \times 10^{-R} - b)$$

The equation shows how to convert the direct format value where:

- X, is the calculated, real value in mV;
- m, is the slope coefficient, a 2-byte two's complement integer;
- Y, is the 2-byte two's complement integer received from the Intel Agilex device;
- b, is the offset, a 2-byte two's complement integer;
- R, is the exponent, a 1-byte two's complement integer

The following example shows how an external power management controller retrieves values from the Intel Agilex device. Coefficients used in the V<sub>OUT\_COMMAND</sub> are as follows:

- m = 1
- b = 0
- R = 0

If the external power management controller retrieved a value of 0384h, it is equivalent to the following:

$$X = (1/1) \times (0384h \times 10^{-0} - 0) = 900 \text{ mV} = 0.90 \text{ V}$$


### 5.1.3. Temperature Compensation

Intel Agilex devices are able to compensate for performance degradation at colder temperatures by raising the voltage. While raising the voltage increases the dynamic power consumption, the increase in dynamic power consumption is countered by lower leakage at cold temperatures, thus enabling total power consumption at cold temperatures to still be equal or lower than at hot temperatures.

The SmartVID feature supports this dynamic voltage adjustment. The SDM Power Manager checks for temperature changes and updates the new VID value with voltage step not more than 5 mV if the temperature crosses the threshold point.

**Figure 28. Temperature Compensation for SmartVID for Intel Agilex Devices—Preliminary**

The SDM monitors the temperature, normally at every 100 ms, and adjusts the voltage by communicating with an external power management system. Dynamic voltage adjustment is made by the SDM after the sensor detects the temperature setting changes for every 20 °C.



### 5.1.4. Intel Agilex Power Management and VID Implementation Guide

The Intel Agilex SDM Power Management Firmware manages the SmartVID configuration and enables the FPGA to power up before you can access the FPGA.



### 5.1.4.1. Intel Agilex Power Management and VID Interface Getting Started

The Intel Agilex Power Management and VID interface is installed as part of the Intel Quartus Prime software.

#### 5.1.4.1.1. Specifying Power Management and VID Parameters and Options

1. Create an Intel Quartus Prime project using the **New Project Wizard** available from the File menu.
2. On the **Assignments** menu, click **Device**.
3. On the **Device** dialog box, click **Device and Pin Options**.
4. On the **Device and Pin Options** dialog box, click **Configuration**.
5. On the **Configuration** page, specify the **VID Operation mode**. There are two modes available—PMBus Master and PMBus Slave.
6. The PMBus modes require these pins—PWMGT\_SDA, PWMGT\_SCL, and PWRMGT\_ALERT. To configure these pins, on the **Configuration** page, click **Configuration Pin Options**. The PWRMGT\_ALERT pin is only available and used in the slave mode. For the configuration pin parameters, refer to [Table 15](#) on page 43.
7. On the **Configuration Pin** dialog box, assign the appropriate SDM\_IO pin to the power management pins. Click **OK**.
8. On the **Device and Pin Options** dialog box, click **Power Management and VID** to specify the device settings if your device is in the PMBus Master mode. Click **OK**. For the power management and VID parameters, refer to [Table 16](#) on page 44.

This completes the SmartVID setup for the Intel Agilex device.

### Configuration Pin Parameters

**Table 15. Configuration Pin Parameters**

Use the parameter editor to configure these options.

Parameters	Value	Description
Use PWRMGT_SCL output	SDM_IO0	This is a required PMBus interface for the power management when the VID operation mode is the PMBus Master or PMBus Slave mode. Disable this parameter for the non-SmartVID device. Intel recommends using the SDM_IO14 pin for this parameter.
	SDM_IO14	
Use PWRMGT_SDA output	SDM_IO11	This is a required PMBus interface for the power management when the VID operation mode is the PMBus Master or PMBus Slave mode. Disable this parameter for the non-SmartVID device. Intel recommends using the SDM_IO11 pin for this parameter.
	SDM_IO12	
	SDM_IO16	
Use PWRMGT_ALERT output	SDM_IO0	This is a required PMBus interface for the power management that is used only in the PMBus Slave mode.
	SDM_IO12	

*continued...*



Parameters	Value	Description
		Disable this parameter for the non-SmartVID device. Intel recommends using the SDM_IO12 pin for this parameter.

### Power Management and VID Parameters

You can use the following parameters to configure the Power Management and VID interface if the VID operation is in the PMBus Master mode.


**Table 16. Power Management and VID Parameters**

Parameters	Value	Description
Bus speed mode <sup>(15)</sup>	100 KHz	Bus speed mode of PMBus interface when operating in the PMBus Master mode.
	400 KHz	
Slave device type <sup>(15)</sup>	ED8401	Supported device types. Intel recommends you to use one of the slave device type listed in the drop-down menu. If you are not using one of the slave device type listed in the drop-down menu, select <b>Other</b> option.
	EM21XX	
	EM22XX	
	ISL82XX	
	LTM4677	
	Other	
Device address in PMBus Slave mode <sup>(16)</sup>	7-bit hexadecimal value	Device address in the PMBus Slave mode.
Slave device_0 address <sup>(15)</sup>	7-bit hexadecimal value	External power regulator address. This parameter must be non-zero when you are using the PMBus Master mode.
Slave device_1 address <sup>(15)</sup>	7-bit hexadecimal value	External power regulator address.
Slave device_2 address <sup>(15)</sup>	7-bit hexadecimal value	External power regulator address.
Slave device_3 address <sup>(15)</sup>	7-bit hexadecimal value	External power regulator address.
Slave device_4 address <sup>(15)</sup>	7-bit hexadecimal value	External power regulator address.
Slave device_5 address <sup>(15)</sup>	7-bit hexadecimal value	External power regulator address.
Slave device_6 address <sup>(15)</sup>	7-bit hexadecimal value	External power regulator address.
Slave device_7 address <sup>(15)</sup>	7-bit hexadecimal value	External power regulator address.
Voltage output format <sup>(15)</sup>	Auto discovery	The voltage output format when the operation mode is PMBus Master. If the voltage output format is the Auto discovery or Direct format, you must set the following parameters: <ul style="list-style-type: none"> <li>• Direct format coefficient m</li> <li>• Direct format coefficient b</li> <li>• Direct format coefficient R</li> </ul>
	Direct format	
	Linear format	

*continued...*

<sup>(15)</sup> This parameter is used for the PMBus Master mode.

<sup>(16)</sup> This parameter is used for the PMBus Slave mode.



Parameters	Value	Description
		If the voltage regulator is the Linear format, you must set the Linear format N parameter. <sup>(17)</sup>
Direct format coefficient m <sup>(15)</sup>	Signed integer: -32768 to 32767	Direct format coefficient m of the slave device type when the operation mode is PMBus Master.
Direct format coefficient b <sup>(15)</sup>	Signed integer: -32768 to 32767	Direct format coefficient b of the slave device type when the operation mode is PMBus Master.
Direct format coefficient R <sup>(15)</sup>	Signed integer: -128 to 127	Direct format coefficient R of the slave device type when the operation mode is PMBus Master.
Linear format N <sup>(15)</sup>	Signed integer: -16 to 15	Output voltage command when the voltage output format is set to the Linear format.
Translated voltage value unit <sup>(15)</sup>	millivolts	Indicates the translated output voltage is in millivolts (mV) or volts (V).
	volts	
Enable PAGE command <sup>(15)</sup>	Enable	By enabling the PAGE command, the FPGA PMBus Master will use the PAGE command to set all the output channels (0xFF) on registered regulator modules to respond to VOUT_COMMAND. If only specified output channels on registered regulator modules must respond to VOUT_COMMAND, enter the corresponding page value (0x00 – 0xFF).
	Disable	

### Intel Agilex Power Management and VID Interface QSF Constraint Guide

You can specify the **Power Management and VID** parameters and options through QSF constraints command.

For the configuration pin parameters, refer to [Table 15](#) on page 43. For the power management and VID parameters, refer to [Table 16](#) on page 44.

<sup>(17)</sup> N is the exponent of a 5-bit two's complement integer.



### Example 1. Specifying the Power Management and VID Parameters through QSF Constraints

```
set_global_assignment -name USE_PWRMGT_SDA SDM_IO11
set_global_assignment -name USE_PWRMGT_SCL SDM_IO14
set_global_assignment -name PWRMGT_SLAVE_DEVICE_TYPE LTM4677
set_global_assignment -name PWRMGT_SLAVE_DEVICE0_ADDRESS41
set_global_assignment -name PWRMGT_SLAVE_DEVICE1_ADDRESS42
set_global_assignment -name PWRMGT_SLAVE_DEVICE2_ADDRESS43
set_global_assignment -name PWRMGT_SLAVE_DEVICE3_ADDRESS44
set_global_assignment -name PWRMGT_SLAVE_DEVICE4_ADDRESS45
set_global_assignment -name PWRMGT_SLAVE_DEVICE5_ADDRESS46
set_global_assignment -name PWRMGT_SLAVE_DEVICE6_ADDRESS47
set_global_assignment -name PWRMGT_SLAVE_DEVICE7_ADDRESS48
set_global_assignment -name VID_OPERATION_MODE "PMBUS MASTER"
set_global_assignment -name PWRMGT_BUS_SPEED_MODE "100 KHZ"
set_global_assignment -name PWRMGT_PAGE_COMMAND_ENABLE ON
set_global_assignment -name PWRMGT_VOLTAGE_OUTPUT_FORMAT "AUTO DISCOVERY"
set_global_assignment -name PWRMGT_TRANSLATED_VOLTAGE_VALUE_UNIT VOLTS
set_global_assignment -name PWRMGT_PAGE_COMMAND_PAYLOAD xx
```

## 5.2. DSP and M20K Power Gating

Intel Agilex devices support power gating for both DSP blocks and M20K memory blocks. By default, the Intel Quartus Prime software automatically configures unused DSP blocks and M20K memory blocks to be power gated.

## 5.3. Clock Gating

Clock gating can be used to reduce dynamic power consumption. When an application is idle, its clock can be gated temporarily and ungated based on wake-up events. This is done using user logic to enable or disable the programmable clock routing.

You can perform dynamic power reduction by gating the clock signals of any circuitry not used by the design in the Intel Agilex devices. The sector clock gating is done at the multiplexer level.

Clock gating a large portion of your FPGA design could cause significant current change over a short time period when the gated circuitry is enabled or disabled. The maximum current step resulting from this clock gating should be sized such that it



does not create noise exceeding the maximum allowed AC noise specification, as determined by the PDN decoupling design on your PCB. You can control the current step size by dividing a large gated area into smaller sub-regions and staging those regions to enter or exit power gating sequentially.

For more details, refer to the *Clock Gating* section in the *Intel Agilex Clocking and PLL User Guide*.

#### Related Information

[Intel Agilex Clocking and PLL User Guide](#)

Provides more information about clock gating.

## 5.4. Power Sense Line

Intel Agilex devices support the power sense line feature. `VCCLSENSE` and `GNDSENSE` pins are differential remote sense pins used to monitor the  $V_{CC}$  power supply.

You must connect the `VCCLSENSE` and `GNDSENSE` pins to the remote sense inputs for the regulator supplying  $V_{CC}$  rail that supports the remote voltage sensing feature.

## 5.5. Power Optimization Techniques in the Intel Quartus Prime Software

The Intel Quartus Prime software offers power-driven compilation to fully optimize device power consumption.

Power-driven compilation focuses on reducing the design's total power consumption in synthesis and place-and-route stages. For detailed information, refer to the *Intel Quartus Prime Pro Edition User Guide: Power Analysis and Optimization*.

#### Related Information


[Intel Quartus Prime Pro Edition User Guide: Power Analysis and Optimization](#)

## 6. Document Revision History for the Intel Agilex Power Management User Guide

Document Version	Changes
2021.02.08	<ul style="list-style-type: none"> <li>Updated the topic about the voltage monitoring system to clarify about internal high-voltage rails.</li> <li>Added <math>V_{CCR\_CORE}</math> (channel 5) to the figure showing the Intel Agilex voltage sensor.</li> <li>Corrected the TSD location numbers for reading the temperatures of the HPS and SDM blocks.</li> <li>Updated the footnotes to the table that lists the local temperature sensor locations to clarify that channel 0 returns the highest temperature in a location for any location that has more than one TSD.</li> <li>Added the temperature sensor error codes.</li> <li>Added the Temperature Reading design example section.</li> </ul>
2020.11.11	Updated the footnote for $V_{CCA\_PLL}$ and $V_{CCR\_CORE}$ in Table: <i>Voltage Rails Group</i> .
2020.10.19	<ul style="list-style-type: none"> <li>Updated the SmartVID value and SmartVID programmed value terms to VID-fused value.</li> <li>Added the <i>Power-Down Sequence Requirements for Intel Agilex Devices with E-Tile or H-Tile</i> section.</li> <li>Updated the <i>Power-Up Sequence Requirements</i> section to include details about the power-down sequence for E-tile and H-tile devices.</li> <li>Updated the <i>SDM Power Manager</i> section.</li> <li>Updated the <i>PMBus Slave Mode</i> section.</li> <li>Updated the <i>Temperature Compensation</i> section.</li> <li>Updated Table: <i>Voltage Rails Group</i>.</li> <li>Updated Table: <i>Power Management and VID Parameters</i> to update the description of the <i>Slave device type</i> and <i>Enable PAGE command</i> parameters.</li> <li>Added Figure: <i>Handshake between the External PMBus Master and FPGA in the PMBus Slave Mode Timing Diagram</i>.</li> <li>Added Figure: <i>Power-Down Sequence for Intel Agilex Devices with H-Tile</i>.</li> <li>Added Figure: <i>Power-Down Sequence for Intel Agilex Devices with E-Tile</i>.</li> <li>Updated Figure: <i>Temperature Compensation for SmartVID for Intel Agilex Devices</i>.</li> <li>Removed note (2) from Figure: <i>External PMBus Master Software Flow</i>.</li> <li>Updated <i>Example 1—Specifying the Power Management and VID Parameters through QSF Constraints</i>.</li> <li>Updated the voltage monitor range to up to 1.10 V.</li> <li>Updated the figure showing the voltage monitor 7-bit unipolar transfer function.</li> <li>Updated the table that provides an overview of the local and remote temperature sensors.</li> <li>Updated the topic about the local temperature sensors.</li> <li>Updated the figures showing the TSD locations.</li> <li>Updated the table listing the temperature sensor locations, channels, and remote TSD pin names.</li> <li>Updated the topic about retrieving the local temperature sensor reading.</li> <li>Added guidelines topic about calibrating the external temperature sensing chip.</li> <li>Renamed "Mailbox Avalon ST Client Intel FPGA IP" to "Mailbox Client with Avalon Streaming Interface Intel FPGA IP".</li> </ul>
2020.04.22	<ul style="list-style-type: none"> <li>Added the <i>Guidelines for I/O Pins in GPIO, HPS, and SDM Banks During Power Sequencing</i> section.</li> <li>Added the F-tile and R-tile power rails in the <i>Voltage Rails Group</i> table.</li> <li>Added <math>V_{CCR\_CORE}</math> power supply to the <i>Power Supplies Monitored by the POR Circuitry</i> section.</li> </ul>

continued...





Document Version	Changes
	<ul style="list-style-type: none"> <li>• Added the <i>Supported Voltage Output Format for Intel Agilex Devices with the -V and -E Power Options</i> table.</li> <li>• Updated the table that provides an overview of the local and remote temperature sensors to clarify that the local temperature sensor operates only in user mode.</li> <li>• Updated the topic about the temperature sensor channels and locations:               <ul style="list-style-type: none"> <li>— Updated the description from using "channels" to "locations".</li> <li>— Updated the diagram showing the sensor locations.</li> <li>— Updated the table listing the sensor locations and equivalent remote TSD pins.</li> </ul> </li> <li>• Added topic about retrieving the local temperature sensor reading.</li> <li>• Updated the voltage monitor design guidelines to add <i>VSIGP</i> and <i>VSIGN</i> pins guideline.</li> <li>• Added the E-tile transceiver local temperature sensor design guidelines.</li> </ul>
2020.02.06	<ul style="list-style-type: none"> <li>• Updated the <i>PMBus Slave Mode</i> section.</li> <li>• Added <i>V<sub>CC_HSSI_GXE</sub></i>, <i>V<sub>CCRTPLL_GXE</sub></i>, <i>V<sub>CCR_CORE</sub></i>, <i>V<sub>CCIO_PIO_SDM</sub></i>, and <i>V<sub>CCBAT</sub></i> power rails to the <i>Voltage Rails Group</i> table.</li> <li>• Removed <i>V<sub>CCRTPLL_CR3_GXE</sub></i> and <i>V<sub>CCM_WORD</sub></i> power rails from the <i>Voltage Rails Group</i> table.</li> <li>• Removed the <i>Power Distribution</i> section.</li> </ul>
2019.10.04	<ul style="list-style-type: none"> <li>• Changed the Early Power Estimator (EPE) tool name to Intel FPGA Power and Thermal Calculator.</li> <li>• Added the <i>Intel Agilex Power Management and VID Interface QSF Constraint Guide</i> section.</li> <li>• Added ED8401, EM21XX, and EM22XX device selection in the slave device type parameters in the <i>Power Management and VID Parameters</i> table.</li> <li>• Updated the power optimization information in the <i>Intel Agilex Power Management Overview</i> section.</li> <li>• Updated the <i>Early Power Estimator (EPE)</i> section.</li> <li>• Updated the <i>Power Supplies Monitored by the POR Circuitry</i> section to remove the note on powering up <i>V<sub>CCBAT</sub></i> when not using the volatile key.</li> <li>• Updated the <i>SmartVID Standard Power Devices</i> section to update the voltage value for <i>V<sub>CC</sub></i> and <i>V<sub>CCP</sub></i> during power up.</li> <li>• Updated the <i>V<sub>CCA_PLL</sub></i> power rail from Group 2 to Group 3 in the <i>Voltage Rails Group</i> table.</li> <li>• Updated the <i>Stage Flow for the External Power Management Controller in the PMBus Slave Mode</i> figure.</li> <li>• Changed the voltage and temperature sensors IP support from Temperature Sensor and Voltage Sensor IPs to Mailbox Client and Mailbox Avalon ST IPs.</li> <li>• Updated the <i>Local Temperature Sensor</i> topic to add information about the catastrophic trip (<i>nCATTRIP</i>) signal.</li> <li>• Added reference to the <i>Intel Agilex Design Guideline Training: IBIS AMI Link Simulation, PDN, EMIF Layout Guidelines</i>.</li> <li>• Removed the <i>Power Dissipation and Thermal Considerations</i> section.</li> </ul>
2019.04.02	Initial release.