This errata sheet provides information about known device issues affecting Stratix® V production devices.

### Production Device Issues for Stratix V Devices

Table 1 lists the issues and the affected Stratix V production devices.

<table>
<thead>
<tr>
<th>Issue</th>
<th>Affected Devices</th>
<th>Planned Fix</th>
</tr>
</thead>
<tbody>
<tr>
<td>&quot;JTAG Programming of 28-nm Devices&quot;</td>
<td>All Stratix V production devices</td>
<td>None</td>
</tr>
<tr>
<td>&quot;LVDS Soft-CDR and DPA Modes&quot;</td>
<td>All Stratix V GX/GS/GT production devices</td>
<td>None</td>
</tr>
<tr>
<td>&quot;Receiver Detect Issue in the PCIe Hard IP&quot;</td>
<td>5SGXA7, 5SGXA5, 5SGXA4, 5SGXA3, 5SGSD5, 5SGSD4, 5SGSD3, 5SGTC7, 5SGTC5</td>
<td>5SGXB5, 5SGXB6, 5SGSD6, 5SGSD8, 5SGXA9, 5SGXAB, 5SGXB9, 5SGXBB, 5SEE9, 5SEEB</td>
</tr>
<tr>
<td>&quot;Partial Reconfiguration (PR) with Compression Not Supported in Configuration via Protocot (CvP) when Encryption Disabled&quot;</td>
<td>All Stratix V production devices</td>
<td>None</td>
</tr>
<tr>
<td>&quot;False Configuration Failure in Active Serial Multi-Device Configuration x1 Mode&quot;</td>
<td>All Stratix V production devices</td>
<td>None</td>
</tr>
<tr>
<td>&quot;CMU PLL Range&quot;</td>
<td>All Stratix V GX and GS production devices</td>
<td>None</td>
</tr>
<tr>
<td>&quot;Production Device Supply Voltage Requirements&quot;</td>
<td>All Stratix V GX and GS production devices</td>
<td>None</td>
</tr>
<tr>
<td>&quot;ATX PLL Range&quot;</td>
<td>All Stratix V GX/GS/GT production devices</td>
<td>For faster operation, contact mySupport.</td>
</tr>
<tr>
<td>&quot;Unused or Idle Clock Performance Degradation&quot;</td>
<td>All Stratix V GX/GS/GT production devices</td>
<td>None</td>
</tr>
<tr>
<td>&quot;RREF Calibration Resistor Value Changed from 2kΩ to 1.8kΩ&quot;</td>
<td>All Stratix V GX/GS/GT production devices</td>
<td>None</td>
</tr>
</tbody>
</table>
### JTAG Programming of 28-nm Devices

JTAG configuration of 28-nm devices does not operate correctly when you initiate a `PAUSE_DR` instruction during configuration. In this scenario, JTAG configuration fails when pausing configuration in the middle of the bit stream by entering into the PAUSE-DR state and continuing to clock the TCK input. The failure is indicated by `CONF_DONE` staying low after all of the data has been clocked into the FPGA while `STATUS` remains high.

The PAUSE-DR feature works correctly with normal IEEE 1149.1 JTAG test operations.

**Workaround**

If you require pausing in the middle of the bit stream during JTAG configuration, halt the TCK and do not enter the PAUSE-DR state. Restart the TCK when you resume the configuration.

### PCIe Gen2 Link Training Error When Using Hard Reset Controller

An intermittent PCIe Gen2 Hard IP link-up issue may occur in Quartus II version 13.0SP1 and earlier.

When using the hard reset controller in a Gen2 native configuration, the Stratix V Hard IP for PCI Express MegaCore function may incorrectly transmit at 5 Gbps instead of the 2.5 Gbps data rate during link training.

**Workaround**

For Gen2 configurations that do not use Configuration via Protocol (CvP), follow the instructions in the Knowledge Base Solution for a workaround. For CvP Gen2 configurations, contact mySupport.

### LVDS Soft-CDR and DPA Modes

LVDS receivers in Soft-CDR or DPA mode operating between 650 Mbps to 1.25 Gbps include usage restrictions.

[For additional information, contact mySupport.](#)
**Receiver Detect Issue in the PCIe Hard IP**

The Link Training and Status State Machine (LTSSM) in the PCIe Hard IP may become stuck in the Detect.Active state after sending the $\text{TXDetectRX}$ pulse. This issue may impact your system only if one of the following PCIe Gen1/Gen2 modes is used:

- Autonomous Hard IP
- Configuration via Protocol using PCIe (CvP) **Init mode** only

The CvP update mode is not affected. Other PCIe modes are not impacted by this issue. Contact mySupport if you are using an affected device.

**Partial Reconfiguration (PR) with Compression Not Supported in Configuration via Protocol (CvP) when Encryption Disabled**

Table 2 shows the PR support with CvP in different combinations of compression and encryption features.

<table>
<thead>
<tr>
<th>Compression with PR</th>
<th>Encryption with PR</th>
<th>CvP mode</th>
<th>Supported</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
<td>YES</td>
</tr>
<tr>
<td>OFF</td>
<td>ON</td>
<td>ON</td>
<td>YES</td>
</tr>
<tr>
<td>ON</td>
<td>OFF</td>
<td>ON</td>
<td>NO</td>
</tr>
<tr>
<td>ON</td>
<td>ON</td>
<td>ON</td>
<td>NO</td>
</tr>
</tbody>
</table>

There is no restriction when CvP is **Disabled**. For additional inquiries, contact mySupport.

**False Configuration Failure in Active Serial Multi-Device Configuration x1 Mode**

In Active Serial (AS) multi-device configuration x1 mode, you may experience a false configuration error. The failure is indicated by CONF_DONE going high followed by nSTATUS going low and reconfiguration is initiated repeatedly.

**Workaround**

To overcome this issue, perform both of the following:

1. Disable the CONF_DONE error checking in AS multi-device configuration mode:
   a. If you are using Quartus® II version 12.0 or older, check the “Disable AS mode CONF_DONE error check” option. This option can be found in the “Advanced” button under the Convert Programming File window.
   b. If you are using Quartus II version 12.0 SP1 or later, the error checking is disabled automatically for AS multi-device configuration POF file generation.
2. Enable the INIT_DONE pin option:
   a. To ensure successful configuration, Altera recommends you enable the
      INIT_DONE optional pin for devices in the configuration chain. On the board,
      do not tie INIT_DONE pins together between master and slave devices.
      Monitor the INIT_DONE status for each device to ensure successful transition
      into user-mode.

   Other configuration modes (JTAG, Fast Passive Parallel (FPP), Passive Serial (PS)
   single and multi device configuration, and AS single device configuration) are not
   affected.

CMU PLL Range

The CMU PLL operating range for a -1 transceiver speed grade has changed and is
specified in the *Stratix V Device Datasheet*.

Production Device Supply Voltage Requirements

**C2 and I2 Speed Grade Core Voltage (VCC) Change**

The VCC supply voltage for the C2 and I2 speed grades has changed from 0.85 V to
0.9 V. The voltage change is reflected in the Quartus II version 12.0 software, and the
*Stratix V Device Datasheet*. The change applies to VCC, VCCHIP and VCCHSSI, which
all must be tied to the same regulator when used.

Transceiver Voltage Changes

The *Stratix V Device Handbook* and *Stratix V Devices Family Pin Connection Guidelines*
have been updated to reflect the transceiver voltage changes for VCCR_GXB and
VCCT_GXB.

Partial Reconfiguration (PR) Power Supply Requirement

Applications using the PR feature must set the device VCC core voltage supply to
0.9 V. *Table 3* summarizes the ordering code and VCC core voltage supply
requirements when using PR.

<table>
<thead>
<tr>
<th>Core Speed Grade</th>
<th>For PR Applications, Use Core Speed Grade and VCC Core Voltage Supply</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1</td>
<td>PR is not supported</td>
</tr>
<tr>
<td>C2</td>
<td>C2L @ 0.9 V</td>
</tr>
<tr>
<td>C2L</td>
<td>C2L @ 0.9 V</td>
</tr>
<tr>
<td>C3</td>
<td>C3 @ 0.9 V</td>
</tr>
<tr>
<td>C4</td>
<td>C4 @ 0.9 V</td>
</tr>
<tr>
<td>I2</td>
<td>Contact <a href="#">mySupport</a> for further assistance</td>
</tr>
<tr>
<td>I2L</td>
<td>Contact <a href="#">mySupport</a> for further assistance</td>
</tr>
<tr>
<td>I3</td>
<td>I3 @ 0.9 V</td>
</tr>
</tbody>
</table>
Table 3. Ordering Code and VCC Core Voltage Supply Requirements for PR Applications

<table>
<thead>
<tr>
<th>Core Speed Grade</th>
<th>For PR Applications, Use Core Speed Grade and VCC Core Voltage Supply</th>
</tr>
</thead>
<tbody>
<tr>
<td>I3L</td>
<td>I3L @ 0.9 V</td>
</tr>
<tr>
<td>I4</td>
<td>I4 @ 0.9 V</td>
</tr>
</tbody>
</table>

**ATX PLL Range**

The ATX PLL range is limited for Stratix V production devices. Table 4 through Table 8 list the specifications for these devices.

You must ensure that the correct ATX PLL location is assigned, based on the data rate desired and the specifications listed in Table 4 through Table 8.

Table 4. Specifications for Stratix V GX/GS -1 Transceiver PMA Speed Grade

<table>
<thead>
<tr>
<th>Range</th>
<th>Dividers (1)</th>
<th>Top ATX PLL in Transceiver Bank</th>
<th>Bottom ATX PLL (2) in Transceiver Bank</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min Data Rate</td>
<td>Max Data Rate</td>
<td>Min Data Rate</td>
</tr>
<tr>
<td>Native</td>
<td>L = 2</td>
<td>8,000</td>
<td>14,100</td>
<td>8,000</td>
</tr>
<tr>
<td>/2</td>
<td>L = 4</td>
<td>4,000</td>
<td>7,050</td>
<td>4,000</td>
</tr>
<tr>
<td>/4</td>
<td>L = 8</td>
<td>2,000</td>
<td>3,525</td>
<td>2,000</td>
</tr>
<tr>
<td>/8</td>
<td>L = 8, Local/Central Clock Divider = 2</td>
<td>1,000</td>
<td>1,762.5</td>
<td>1,000</td>
</tr>
</tbody>
</table>

**Note to Table 4:**

(1) "L" is the post VCO Divider within the ATX PLL. The Local/Central Clock Divider is located within the channel.
(2) For faster operation, contact mySupport.

To determine the output frequency of the ATX PLL, divide the data rate by 2. For example, an ATX PLL used for a 12.5 Gbps link will have an output frequency of 6.25 GHz. If local clock dividers are used, then the divide factor must be taken into account. For example, an ATX PLL used for 3.125 and 6.25 Gbps data rate links within the same bank would use a common frequency of 3.125 GHz. That clock would directly feed the 6.25 Gbps links as well as feeding a local data divider set to 2 to generate 1.5625 GHz for the 3.125 Gbps link.

Table 5. Specifications for Stratix V GX/GS -2 Transceiver PMA Speed Grade (Part 1 of 2)

<table>
<thead>
<tr>
<th>Range</th>
<th>Dividers (1)</th>
<th>Top ATX PLL in Transceiver Bank</th>
<th>Bottom ATX PLL in Transceiver Bank</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min Data Rate</td>
<td>Max Data Rate</td>
<td>Min Data Rate</td>
</tr>
<tr>
<td>Native</td>
<td>L = 2</td>
<td>8,000</td>
<td>12,500</td>
<td>8,000</td>
</tr>
<tr>
<td>/2</td>
<td>L = 4</td>
<td>4,000</td>
<td>6,600</td>
<td>4,000</td>
</tr>
<tr>
<td>/4</td>
<td>L = 8</td>
<td>2,000</td>
<td>3,300</td>
<td>2,000</td>
</tr>
</tbody>
</table>
### Table 5. Specifications for Stratix V GX/GS -2 Transceiver PMA Speed Grade (Part 2 of 2)

<table>
<thead>
<tr>
<th>Range</th>
<th>Dividers (^{\text{(1)}})</th>
<th>Top ATX PLL in Transceiver Bank</th>
<th>Bottom ATX PLL in Transceiver Bank</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min Data Rate</td>
<td>Max Data Rate</td>
<td>Min Data Rate</td>
</tr>
<tr>
<td>/8</td>
<td>L = 8, Local/Central Clock Divider = 2</td>
<td>1,000</td>
<td>1,650</td>
<td>1,000</td>
</tr>
</tbody>
</table>

**Note to Table 5:**
(1) “L” is the post VCO Divider within the ATX PLL. The Local/Central Clock Divider is located within the channel.

### Table 6. Specifications for Stratix V GX/GS -3 Transceiver PMA Speed Grade

<table>
<thead>
<tr>
<th>Range</th>
<th>Dividers (^{\text{(1)}})</th>
<th>Top ATX PLL in Transceiver Bank</th>
<th>Bottom ATX PLL in Transceiver Bank</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min Data Rate</td>
<td>Max Data Rate</td>
<td>Min Data Rate</td>
</tr>
<tr>
<td>Native</td>
<td>L = 2</td>
<td>8,000</td>
<td>10312.5</td>
<td>8,000</td>
</tr>
<tr>
<td>/2</td>
<td>L = 4</td>
<td>4,000</td>
<td>6,600</td>
<td>4,000</td>
</tr>
<tr>
<td>/4</td>
<td>L = 8</td>
<td>2,000</td>
<td>3,300</td>
<td>2,000</td>
</tr>
<tr>
<td>/8</td>
<td>L = 8, Local/Central Clock Divider = 2</td>
<td>1,000</td>
<td>1,650</td>
<td>1,000</td>
</tr>
</tbody>
</table>

**Note to Table 6:**
(1) “L” is the post VCO Divider within the ATX PLL. The Local/Central Clock Divider is located within the channel.

### Table 7. Specifications for Stratix V GT -2 Transceiver PMA Speed Grade for GX Channels

<table>
<thead>
<tr>
<th>Range</th>
<th>Dividers (^{\text{(1)}})</th>
<th>Top ATX PLL in Transceiver Bank</th>
<th>Bottom ATX PLL Left Side in Transceiver Bank (^{\text{(2)}})</th>
<th>Bottom ATX PLL Right Side in Transceiver Bank (^{\text{(2)}})</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min Data Rate</td>
<td>Max Data Rate</td>
<td>Min Data Rate</td>
<td>Max Data Rate</td>
</tr>
<tr>
<td>Native</td>
<td>L = 2</td>
<td>8,000</td>
<td>12,500</td>
<td>8,000</td>
<td>12,500</td>
</tr>
<tr>
<td>/2</td>
<td>L = 4</td>
<td>4,000</td>
<td>6,600</td>
<td>4,000</td>
<td>6,600</td>
</tr>
<tr>
<td>/4</td>
<td>L = 8</td>
<td>2,000</td>
<td>3,300</td>
<td>2,000</td>
<td>3,300</td>
</tr>
<tr>
<td>/8</td>
<td>L = 8, Local/Central Clock Divider = 2</td>
<td>1,000</td>
<td>1,650</td>
<td>1,000</td>
<td>1,650</td>
</tr>
</tbody>
</table>

**Note to Table 7:**
(1) “L” is the post VCO Divider within the ATX PLL. The Local/Central Clock Divider is located within the channel.
(2) Refer to Figure 1 for the Left side and Right side positions.
Unused or Idle Clock Performance Degradation

Unused or idle clock dividers of the transceiver can degrade if the devices are powered up to normal operating conditions. This can result in a clock performance degradation of 10% over a period of 5 years. This issue affects designs that will enable unused clock dividers through a new configuration file at a later date. Active clock dividers are not impacted. Non-transceiver circuits are not impacted by this performance degradation.
Guidelines for Eliminating Performance Degradation

1. For unused channels, apply one of the following:
   a. Recompile with Quartus II software, version 12.1 or later to power down the
      unused clock dividers. This guideline applies to GX channels.
   b. For GX channels designed with Quartus II versions before 12.1, and for GT
      channels designed with any version of the Quartus II software, instantiate
      currently unused transceiver channels that may be enabled with a future
      programming file. This will create activity on currently unused channels. This
      guideline applies to both GX and GT channels.

2. For used (configured) channels, apply the following:
   For any version of the Quartus II software, do not assert the PLL and analog reset
   signals indefinitely. This guideline applies to both GX and GT channels.

RREF Calibration Resistor Value Changed from 2kΩ to 1.8kΩ

The \(R_{\text{REF}}\) calibration resistor value specification has changed from 2kΩ to 1.8kΩ with
a maximum tolerance of +/- 1%.

M20K Initialization in Partial Reconfiguration

M20Ks cannot be configured as ROMs or initialized RAMs using partial
reconfiguration (PR). Use MLABs as a workaround.

PCle Configure Write Operation with Configure Retry Status (CRS)
in CvP Mode

After a reset (fundamental or FLR), the core will respond to Configuration (CFG)
requests with a CRS until the soft logic is ready for normal operation. In the case of
Configuration Writes (CFGWR), the core will respond with a CRS, but it will still
execute the register write. Therefore, after a reset, Configuration Reads (CFGRD) must
be issued until a non-CRS response is received from the PCIe core before issuing any
CFGWR. This issue only affects CvP mode.
## Document Revision History

Table 9 lists the revision history for this errata sheet.

### Table 9. Document Revision History

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2018</td>
<td>1.9</td>
<td>■ Added the “Partial Reconfiguration (PR) Power Supply Requirement” section.</td>
</tr>
<tr>
<td>January 2017</td>
<td>1.8</td>
<td>■ Changed the support value when compression with PR, Encryption with PR, and CvP mode are all ON in the “Partial Reconfiguration Support” table.</td>
</tr>
<tr>
<td>September 2015</td>
<td>1.7</td>
<td>■ Added the “JTAG Programming of 28-nm Devices” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Updated the maximum data rate in the “Specifications for Stratix V GX/GS -3 Transceiver PMA Speed Grade” table.</td>
</tr>
<tr>
<td>September 2013</td>
<td>1.6</td>
<td>■ Added the “PCIe Gen2 Link Training Error When Using Hard Reset Controller” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Updated the “C2 and I2 Speed Grade Core Voltage (VCC) Change” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Renamed “-2 Speed Grade” to “C2 and I2 Speed Grade.”</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Updated the “ATX PLL Range” section.</td>
</tr>
<tr>
<td>July 2013</td>
<td>1.5</td>
<td>■ Added the “LVDS Soft-CDR and DPA Modes” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Added the “Receiver Detect Issue in the PCIe Hard IP” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Added the “Partial Reconfiguration (PR) with Compression Not Supported in Configuration via Protocol (CvP) when Encryption Disabled” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Updated the “CMU PLL Range” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Updated the “Production Device Supply Voltage Requirements” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Added the “Partial Reconfiguration (PR) Power Supply Requirement” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Updated the “Unused or Idle Clock Performance Degradation” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Updated the “PCIe Configure Write Operation with Configure Retry Status (CRS) in CvP Mode” section.</td>
</tr>
<tr>
<td>September 2012</td>
<td>1.4</td>
<td>■ Added Note 2 to Table 8 to close FB #53141.</td>
</tr>
<tr>
<td>July 2012</td>
<td>1.3</td>
<td>■ Added the “False Configuration Failure in Active Serial Multi-Device Configuration x1 Mode” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Updated Table 1 and Table 8.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Added Table 6 and Table 7.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Added Figure 1.</td>
</tr>
<tr>
<td>June 2012</td>
<td>1.2</td>
<td>■ Added the “False Configuration Failure in Active Serial Multi-Device Configuration x1 Mode” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Updated the “CMU PLL Range” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Updated the “Production Device Supply Voltage Requirements” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Updated the “Transceiver Voltage Changes” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Updated the “ATX PLL Range” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Removed CMU PLL at Channel 01 Driving Channel 0 in Non-Bonded Mode section.</td>
</tr>
<tr>
<td>May 2012</td>
<td>1.1</td>
<td>■ Added the “CMU PLL Range” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Updated the “ATX PLL Range” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Updated the “Transceiver Voltage Changes” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Added the “RREF Calibration Resistor Value Changed from 2k W to 1.8k W” section.</td>
</tr>
<tr>
<td>March 2012</td>
<td>1.0</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>