1. Intel® Cyclone® 10 GX Device Errata................................................................. 3
   1.1. Automatic Lane Polarity Inversion for PCIe Hard IP................................. 4
   1.2. High V\textsubscript{CCBAT} Current when V\textsubscript{CC} is Powered Down......................... 5
   1.3. Failure on Row Y59 When Using the Error Detection Cyclic Redundancy Check (EDCRC) or Partial Reconfiguration (PR)..................................................... 6

2. Document Revision History for Intel Cyclone 10 GX Device Errata and Design Guidelines................................................................. 7
1. Intel® Cyclone® 10 GX Device Errata

This errata sheet provides information about known device issues affecting Intel® Cyclone® 10 GX devices. The table below lists specific device issues and affected Intel Cyclone 10 GX devices.

Table 1. Device Issues

<table>
<thead>
<tr>
<th>Issue</th>
<th>Affected Devices</th>
<th>Planned Fix</th>
</tr>
</thead>
<tbody>
<tr>
<td>Automatic Lane Polarity Inversion for PCIe Hard IP on page 4</td>
<td>All Intel Cyclone 10 GX devices</td>
<td>No planned fix</td>
</tr>
<tr>
<td>High VCCBAT Current when VCC is Powered Down on page 5</td>
<td>All Intel Cyclone 10 GX devices</td>
<td>No planned fix</td>
</tr>
<tr>
<td>Failure on Row Y59 When Using the Error Detection Cyclic Redundancy Check (EDCRC) or Partial Reconfiguration (PR) on page 6</td>
<td>• Intel Cyclone 10 GX 085 devices</td>
<td>No planned fix</td>
</tr>
<tr>
<td></td>
<td>• Intel Cyclone 10 GX 105 devices</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Intel Cyclone 10 GX 150 devices</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Intel Cyclone 10 GX 220 devices</td>
<td></td>
</tr>
</tbody>
</table>
1.1. Automatic Lane Polarity Inversion for PCIe Hard IP

For Intel Cyclone 10 GX PCIe Hard IP open systems where you do not control both ends of the PCIe link, Intel does not guarantee automatic lane polarity inversion with the Gen1x1 configuration, Configuration via Protocol (CvP), or Autonomous Hard IP mode. The link may not train successfully, or it may train to a smaller width than expected. There is no planned workaround or fix.

For all other configurations, refer to the following workaround.

Workaround

Refer to the Knowledge Database in the related links below for details to workaround this issue.

Status

Affects: Intel Cyclone 10 GX devices.

Status: No planned fix.

Related Information

Knowledge Database
1.2. High \( V_{\text{CCBAT}} \) Current when \( V_{\text{CC}} \) is Powered Down

If you power off \( V_{\text{CC}} \) when \( V_{\text{CCBAT}} \) remains powered on, \( V_{\text{CCBAT}} \) may draw higher current than expected.

If you use the battery to maintain volatile security keys when the system is not powered up, \( V_{\text{CCBAT}} \) current could be up to 120 µA, resulting in shortened battery life.

**Workaround**

Contact your battery provider to evaluate the impact to the retention period of the battery used on your board.

There is no impact if you connect the \( V_{\text{CCBAT}} \) to the on-board power rail.

**Status**

Affects: Intel Cyclone 10 GX devices

Status: No planned fix.
1.3. Failure on Row Y59 When Using the Error Detection Cyclic Redundancy Check (EDCRC) or Partial Reconfiguration (PR)

When the error detection cyclic redundancy check (EDCRC) or partial reconfiguration (PR) feature is enabled, you may encounter unexpected output from clocked components such as flip-flop or DSP or M20K or LUTRAM that are placed at row 59 in Intel Cyclone 10 GX devices.

This failure is sensitive to temperature and voltage.

Intel Quartus® Prime software version 18.1.1 and later displays the following error message:

- In Intel Quartus Prime Standard Edition:
  — Info (20411): EDCRC usage detected. To ensure reliable operation of these features on the targeted device, certain device resources must be disabled.
  — Error (20412): You must create a floorplan assignment to block out the device resources at row Y=59 and ensure reliable operation with EDCRC. Use the Logic Lock (Standard) Regions Window to create an empty reserved region with origin X0_Y59, height = 1 and width = <#>. Also, review any existing Logic Lock (Standard) regions that overlap that row and ensure if they account for the unused device resources.

- In Intel Quartus Prime Pro Edition:
  — Info (20411): PR and/or EDCRC usage detected. To ensure reliable operation of these features on the targeted device, certain device resources must be disabled.
  — Error (20412): You must create a floorplan assignment to block out the device resources at row Y=59 and ensure reliable operation with PR and/or EDCRC. Use the Logic Lock Regions Window to create an empty reserved region, or add set_instance_assignment -name EMPTY_PLACE_REGION "X0 Y59 X<#> Y59-R:C-empty_region" -to directly to your Quartus Settings File (.qsf). Also, review any existing Logic Lock regions that overlap that row and ensure if they account for the unused device resources.

**Note:** Intel Quartus Prime software versions 18.1 and earlier do not report these errors.

**Workaround**

Apply the empty logic lock region instance in the Quartus Prime Settings File (.qsf) to avoid use of row Y59. For more information, refer to the corresponding knowledge base.

**Status**

Affects:
- Intel Cyclone 10 GX 085 devices
- Intel Cyclone 10 GX 105 devices
- Intel Cyclone 10 GX 150 devices
- Intel Cyclone 10 GX 220 devices

Status: No planned fix.
# 2. Document Revision History for Intel Cyclone 10 GX Device Errata and Design Guidelines

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2020.01.10</td>
<td>Added a new erratum: Failure on Row Y59 When Using the Error Detection Cyclic Redundancy Check (EDCRC) or Partial Reconfiguration (PR).</td>
</tr>
<tr>
<td>2017.11.06</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>