


# Intel Arria 10 SX Device Errata and Design Recommendations



## Contents

---

<b>Intel® Arria® 10 SX Device Errata and Design Recommendations.....</b>	<b>3</b>
Intel Arria 10 Design Recommendations.....	3
Intel Arria 10 Device Lifetime Guidance.....	3
SD Card Image Partitioning.....	4
Intel -Specific SoC Errata for Intel Arria 10 SX Devices.....	5
Faster Boot Frequency Requires Higher Operating $V_{CCL\_HPS}$ Supply.....	6
HPS Shared I/Os Inaccessible If FPGA Configuration Fails.....	7
SD/MMC Power Enable is Inverted.....	8
HPS EMIF Write Performance Degradation When Using ECC and a 16-bit Interface.....	9
Correct Sequence Required When Raising HPS PLL Frequency.....	10
HPS SDRAM ECC Logging Problems.....	11
HPS-to-FPGA Bridges Must Operate at 100 MHz or Above When Using the NoC Timeout Feature.....	12
Rarely, Bus or Bridge Hangs When Configuring or Using HPS SDRAM.....	13
Hard Memory Controller Fails to Exit Self-Refresh Mode.....	15
Automatic Lane Polarity Inversion for PCIe Hard IP.....	16
High $V_{CCBAT}$ Current when $V_{CC}$ is Powered Down.....	17
ARM Cortex-A9 MPCore and L2 Cache Errata.....	18
Arm Cortex-A9 MPU.....	20
Arm L2 Cache Controller.....	47
Arm CoreSight PTM.....	50
Revision History of Intel Arria 10 Device Errata and Design Recommendations.....	53



## Intel® Arria® 10 SX Device Errata and Design Recommendations

---

This document provides information about known device issues affecting the Intel® Arria® 10 SX devices.

Included in this document are the following:

- Design recommendations for the Intel Arria 10 device family
- Intel -specific Intel Arria 10 SX SoC errata, which includes the Hard Processor System (HPS) and the FPGA.
- Arm\* Cortex\*-A9 MPCore\* errata
- Arm L2 cache errata

**Note:** To obtain third-party IP errata that applies to the HPS and is under NDA, please contact Intel or your local field representative.

### Intel Arria 10 Design Recommendations

Intel recommends that you follow these practices when designing with the Intel Arria 10 device family.

### Intel Arria 10 Device Lifetime Guidance

The table below describes the Intel Arria 10 product family lifetime guidance corresponding to VGA gain settings.

**Table 1. Lifetime Guidance**

VGA Gain Setting	Device Lifetime Guidance for Continuous Operation <sup>(1)</sup>	
	100°C T <sub>J</sub> (Years)	90°C T <sub>J</sub> (Years)
0	11.4	11.4
1	11.4	11.4
2	11.4	11.4
3	11.4	11.4
4	11.4	11.4
<i>continued...</i>		

---

<sup>(1)</sup> Device lifetime recommendation calculation assumes the device is configured and the transceiver is always powered up (24 x 7 x 365).



VGA Gain Setting	Device Lifetime Guidance for Continuous Operation <sup>(1)</sup>	
	100°C T <sub>J</sub> (Years)	90°C T <sub>J</sub> (Years)
5	9.3	11.4
6	6.9	11.4
7	5.4	11.4

### Design Recommendation

If you are using VGA gain settings of 5, 6, or 7 and require an 11.4-year lifetime, Intel recommends either one of the following guidelines:

- Change the VGA gain setting to 4, and re-tune the link, or
- Limit the junction temperature T<sub>J</sub> to 90°C.

### SD Card Image Partitioning

Please refer to the following [Knowledge Base](#) article for guidelines on partitioning your SD card image for booting the Intel Arria 10 SoC FPGA.

---

<sup>(1)</sup> Device lifetime recommendation calculation assumes the device is configured and the transceiver is always powered up (24 x 7 x 365).



## Intel -Specific SoC Errata for Intel Arria 10 SX Devices

This section lists the Intel -specific SoC errata that apply to the Hard Processor System (HPS) and the FPGA in Intel Arria 10 SX devices. Each listed erratum has an associated status which identifies any planned fixes.

Issue	Affected Devices	Planned Fix
<a href="#">Faster Boot Frequency Requires Higher Operating VCCL_HPS Supply</a> on page 6	All Intel Arria 10 SX devices	No fix planned
<a href="#">HPS Shared I/Os Inaccessible If FPGA Configuration Fails</a> on page 7	All Intel Arria 10 SX devices	No fix planned
<a href="#">SD/MMC Power Enable is Inverted</a> on page 8	All Intel Arria 10 SX devices	No fix planned
<a href="#">HPS EMIF Write Performance Degradation When Using ECC and a 16-bit Interface</a> on page 9	All Intel Arria 10 SX devices	No fix planned
<a href="#">Correct Sequence Required When Raising HPS PLL Frequency</a> on page 10	All Intel Arria 10 SX devices	An Intel SoC FPGA Embedded Design Suite (EDS) patch is available that implements the required sequence
<a href="#">HPS SDRAM ECC Logging Problems</a> on page 11	All Intel Arria 10 SX devices	No fix planned
<a href="#">HPS-to-FPGA Bridges Must Operate at 100 MHz or Above When Using the NoC Timeout Feature</a> on page 12	All Intel Arria 10 SX devices	No fix planned
<a href="#">Rarely, Bus or Bridge Hangs When Configuring or Using HPS SDRAM</a> on page 13	All Intel Arria 10 SX devices	No device fix planned. Fixed in the Intel SoC FPGA EDS v. 17.0. An Intel SoC FPGA EDS patch is available for v. 16.0.
<a href="#">Hard Memory Controller Fails to Exit Self-Refresh Mode</a> on page 15	All Intel Arria 10 SX devices	No fix planned
<a href="#">Automatic Lane Polarity Inversion for PCIe Hard IP</a> on page 16	All Intel Arria 10 devices	No fix planned
<a href="#">High VCCBAT Current when VCC is Powered Down</a> on page 17	All Intel Arria 10 devices	No silicon fix planned



## Faster Boot Frequency Requires Higher Operating $V_{CCL\_HPS}$ Supply

### Description

The Arria 10 SoC device supports both a default and a faster boot clock mode. To use faster boot clock frequencies, you can change the CSEL fuses from their default setting of 0x0 to any value between 0x7 to 0xE. These settings allow boot ROM code to configure the HPS PLL to run at faster frequencies, depending on the value of the external oscillator. Refer to the "CSEL Encodings for hps\_clk\_f = 0" table in the *SoC Security* chapter of the *Arria 10 Technical Reference Manual*.

The faster boot clock frequencies require the  $V_{CCL\_HPS}$  voltage to be at least 0.95V, to prevent boot failure or system instability.

However, if you leave the CSEL fuses at their default boot mode setting of 0x0, the  $V_{CCL\_HPS}$  voltage can be 0.9V.

### Workaround

None

### Status

Affects: All Intel Arria 10 SX devices

Status: No planned fix

### Related Information

#### [Clock Configuration](#)

"CSEL Encodings for hps\_clk\_f = 0" table



## HPS Shared I/Os Inaccessible If FPGA Configuration Fails

### Description

If FPGA configuration fails, HPS shared and SDRAM I/Os are placed in an input tristate mode. If the HPS initiates FPGA configuration after an early I/O release, and configuration fails, any HPS access to a shared I/O peripheral or HPS SDRAM fails because of the tristated I/Os.

HPS dedicated I/Os are not affected.

This issue has no impact on full FPGA configuration using a Raw Binary File (.rbf) that contains both the FPGA core and peripheral configuration. In this case, the HPS can access HPS shared I/Os and HPS SDRAM only after the device has been successfully configured.

### Workaround

Provide a configuration failure avoidance or recovery mechanism that does not rely on access to HPS shared I/Os or HPS SDRAM. Intel recommends the following workarounds:

- If software executes from SDRAM, you can avoid this issue by checking the FPGA configuration code integrity in software before initiating configuration, loading the FPGA core configuration file in SDRAM and performing an integrity check before configuring the FPGA fabric. For example, the .rbf can have a cyclic redundancy check (CRC), which software can validate before programming the file contents into the FPGA core.  
Intel also recommends enabling ECC to avoid correctable bitstream corruption issues.
- If software executes entirely from on-chip RAM, and a configuration failure occurs, software can recover by reprogramming the peripheral configuration .rbf to reactivate the HPS shared and SDRAM I/Os. After the I/Os have been reconfigured, software can reconfigure the FPGA fabric, either with the same image or with a fallback image (to prevent the same failure from recurring).

### Status

Affects: All Arria 10 SX devices

Status: No fix planned



## SD/MMC Power Enable is Inverted

### Description

The SD/MMC power enable was intended to function so that a logic high enabled power to the SD/MMC card and a logic low disabled the power. However, the SD/MMC power enable (SDMMC\_PWR\_ENA\_HPS) and the BSEL[1] signal share the same dedicated I/O pin. When booting from the SD/MMC, BSEL[1] is pulled low during a power-on reset and it prevents the boot ROM from copying the second-stage boot loader from flash into on-chip RAM.

### Workaround

There are three workaround options for this erratum:

- Force the power enable high on the board.
- Use a GPIO to control the power enable.
- Invert the power enable line on the board so that when software disables the power (SDMMC\_PWR\_ENA\_HPS is high), the board inverts the signal to turn off the card.

*Note:* The second and third workarounds require driver modifications for the SD/MMC.

### Status

Affects: Intel Arria 10 SX devices

Status: No planned fix





## HPS EMIF Write Performance Degradation When Using ECC and a 16-bit Interface

### Description

When you configure the HPS external memory interface (EMIF) to be 16 bits wide with error checking and correction (ECC) enabled, the ECC will sometimes perform unnecessary read-modify-write (RMW) cycles, resulting in degraded write performance. No data corruption occurs.

### Workaround

Disable the RMW feature in the EMIF by clearing the `RMW_EN` bit in the `ECCCTRL2` register (0xFFCFB104).

*Note:*

If you disable this feature, you must observe the following constraints:

- You must also disable the EMIF ECC auto-correction, because this feature requires RMW to be enabled. This feature is disabled by writing a 0 to the `AUTOWB_EN` bit in the `ECCCTRL2` register.
- Partial writes are not supported. All writes must be 16-bit aligned and contain a multiple of 2 bytes. For example, a 16-bit write or 32-bit write is allowed, but a single byte write is not.

### Status

Affects: All Intel Arria 10 SX devices

Status: No fix planned



## Correct Sequence Required When Raising HPS PLL Frequency

### Description

The Arria 10 SoC device family requires a specific programming sequence to raise the HPS PLL frequency. Your software must follow this sequence to ensure stable PLL operation and prevent system issues such as boot failure.

### Workaround

Increase the PLL frequency in discrete step changes of no more than 100 MHz, with a 1 ms waiting period between step changes. Between each step change, verify PLL lock. You can verify PLL lock as follows:

- Read the `intrs` register in the clock manager.
- Set an interrupt in the `intren` register of the clock manager

For example, you can increase the PLL frequency from 900 MHz to 1200 MHz with the following steps:

1. Increase the frequency from 900 MHz to 1000 MHz
2. Wait 1 ms
3. Verify PLL lock
4. Increase the frequency from 1000 MHz to 1100 MHz
5. Wait 1 ms
6. Verify PLL lock
7. Increase the frequency from 1100 MHz to 1200 MHz

If you set up the PLL programming manually, follow the sequence above.

### Status

Affects: All Arria 10 SX devices

Status: ACS patch 0.02soc, applicable to Intel SoC FPGA EDS 16.0, corrects this issue by updating U-boot to manage PLL frequency transitions properly. A future SoC EDS release will resolve this issue for both U-boot and UEFI applications.

### Related Information

[SoC EDS 16.0 Patch 0.02soc](#)



## HPS SDRAM ECC Logging Problems

### Description

While the HPS SDRAM ECC operates correctly, there can be minor issues logging the error address in the `ecc_hmc_ocp_slv_block` register block. Address logging errors can occur in the following situations:

- During a read burst, if the HPS SDRAM controller is configured to interrupt on all errors (`INTMODE.INTONCMP = 0`) and if a single-bit error (SBE) occurs during an odd beat of a burst, the `SERRADDRA` register does not correctly store the address of the errant transaction.
- During a read burst, if a double-bit error (DBE) occurs during an odd beat of a burst, the `DERRADDRA` register does not correctly store the address of the errant transaction.
- During a read or write access, if the external parity error signal is asserted, the `DERRADDRA` register is erroneously updated.

### Workaround

- For systems executing read bursts where the frequency of single-bit errors is low, you can use interrupt-on-compare match mode to ensure the correct SBE address capture in the `SERRADDRA` register. To use this mode, set the compare value to 1 by setting the following register fields:
  - `INTMODE.INTONCMP = 1`
  - `SERRCNTREG.SERRCNT = 1`
- There is no workaround to correctly store the errant address in the `DERRADDRA` register for double-bit errors that occur on the odd beat of a read burst.
- There is no workaround to prevent the `DERRADDRA` register from being erroneously updated during a read or write access when the external parity error signal is asserted.

### Status

Affects: All Arria 10 SX devices

Status: No fix planned



## HPS-to-FPGA Bridges Must Operate at 100 MHz or Above When Using the NoC Timeout Feature

### Description

Intel recommends that all transactions on the HPS-to-FPGA and lightweight HPS-to-FPGA bridges be completed before shutting down and resetting the bridges. If the system is unable to meet this recommendation, the Arria 10 SoC device has a built-in timeout that can be enabled to force all outstanding transactions on the bridge to complete. If the HPS-to-FPGA and lightweight HPS-to-FPGA bridges are operating below 100 MHz, the timeout does not occur.

### Workaround

Ensure that the HPS-to-FPGA and lightweight HPS-to-FPGA bridges operate at 100 MHz or faster when the NoC timeout is enabled. The NoC timeout is enabled by setting the `en` bit in the System Manager's `noc_timeout` register.

### Status

Affects: All Arria 10 SX devices

Status: No fix planned



## Rarely, Bus or Bridge Hangs When Configuring or Using HPS SDRAM

### Description

Under very rare circumstances, an HPS bus or bridge can hang when performing an action involving SDRAM.

The L3 SDRAM interconnect uses an input clock generated by the I/O PLL in FPGA I/O Bank 2K. Immediately after FPGA I/O configuration, while the PLL is settling, the input clock is subject to high frequency transients. The L3 SDRAM interconnect is susceptible to timing violations resulting from these transients. These timing violations can infrequently result in corruption at random locations in the interconnect logic.

Symptoms can include:

- HPS bus hangs when accessing L3 SDRAM interconnect registers
- HPS bus hangs when accessing HPS SDRAM
- FPGA master transactions fail to complete when accessing HPS SDRAM through FPGA-to-SDRAM bridge

### Workaround

The issue can be avoided if the bootloader follows these guidelines:

- Always warm reset the HPS after the FPGA I/O is configured
- Access the SDRAM and the SDRAM interconnect only after the warm reset.

Intel recommends that you use the Intel SoC FPGA EDS v. 17.0, which implements the workaround for both the U-Boot and UEFI bootloaders.



If you need to implement the workaround in a custom bootloader, follow the software guidelines below.

- Your bootloader will implement a warm reset before allowing any access to the SDRAM or SDRAM controller.

After the warm reset, the bootloader will execute again. Your code must avoid initiating another warm reset after the first one, or you will create an infinite loop.

You can use the `isw_handoff7` register in the System Manager to keep track of whether the bootloader has previously initiated a warm reset. Prior to the warm reset, store a "magic number" (such as `0xDEADBEEF`) in the `isw_handoff7` register. This 32-bit register is otherwise unused, and preserved on HPS warm resets.

Check this register on entry to the bootloader to determine if a warm reset is required. If it is set to the "magic number", clear it, and skip the warm reset, to avoid an infinite loop.

*Note:* Your bootloader code should be re-entrant.

- After the FPGA I/O is configured, and before initiating the warm reset, insert a delay of  $(1 \text{ ms} + 65,536 \times t_{\text{refclk}})$ , where  $t_{\text{refclk}}$  is the reference clock period. This delay allows the I/O PLL to lock and the associated circuitry to settle.
- Use the warm RAM boot feature, so that on the warm reset, the bootloader is re-entered without the BootROM trying to load again from flash. To use this feature, configure the System Manager `warmram_*` registers, as described in "Boot ROM Flow" and "Boot ROM Code" in the *Intel Intel Arria 10 Hard Processor System Technical Reference Manual*.
- Access the SDRAM and the SDRAM interconnect only after the warm reset.

*Note:* During the HPS warm reset workaround loop, your system must **not**:

- Reconfigure the FPGA I/O
- Reset the HPS EMIF module

### Status

Affects: All Intel Arria 10 SX devices

Status: No device fix planned. Fixed in the Intel SoC FPGA EDS v. 17.0. An Intel SoC FPGA EDS patch is available for earlier versions.

### Related Information

- ["Boot ROM Code" in the Intel Arria 10 Hard Processor System Technical Reference Manual](#)  
Information about using the `warmram_*` registers
- ["Boot ROM Flow" in the Intel Arria 10 Hard Processor System Technical Reference Manual](#)  
Information about using the `warmram_*` registers



## Hard Memory Controller Fails to Exit Self-Refresh Mode

### Description

The hard memory controller does not respond to a self-refresh exit command issued through memory-mapped registers. If your system attempts to take the controller out of self-refresh mode by this method, the controller is likely to lock up.

### Workaround

You can work around this issue by temporarily placing the hard memory controller in self-refresh auto exit mode, as follows:

1. Before placing the SDRAM in the self-refresh state, make sure the memory controller is idle. Verify that it has completed all read and write accesses, and that all other buses mastering the controller are idle.
2. With the memory controller idle, write 0 to bit 5 of the Memory-Mapped Sideband Config 2 register (`sbcfg2`) to disable self-refresh auto exit.
3. Write 0xF to the Memory-Mapped Self Refresh Request register (`Sideband4`) to place the SDRAM in self-refresh mode.
4. Poll the Memory-Mapped Self Refresh Ack register (`Sideband9`) until its value is 1, confirming the SDRAM has entered self-refresh mode.
5. To exit self-refresh mode, write 1 to bit 5 of the Memory-Mapped Sideband Config 2 register (`sbcfg2`), to enable self-refresh auto exit.
6. Write 0 to the Memory-Mapped Self Refresh Request register to de-assert the self-refresh request.
7. To exit self-refresh mode, send an arbitrary read or write command to the memory controller.
8. Poll the Memory-Mapped Self Refresh Ack register until its value is 0, confirming the SDRAM has exited self-refresh mode.
9. Write 0 to bit 5 of the Memory-Mapped Sideband Config 2 register to disable self-refresh auto exit.

### Status

Affects: All Arria 10 devices

Status: No device fix planned.



## Automatic Lane Polarity Inversion for PCIe Hard IP

For Intel Arria 10 PCIe Hard IP open systems where you do not control both ends of the PCIe link, Intel does not guarantee automatic lane polarity inversion with the Gen1x1 configuration, Configuration via Protocol (CvP), or Autonomous Hard IP mode. The link may not train successfully, or it may train to a smaller width than expected. There is no planned workaround or fix.

For all other configurations, refer to the following workaround.

### Workaround

Refer to the Knowledge Database for details to workaround this issue.

### Status

Affects: All Intel Arria 10 devices.

Status: No planned silicon fix.

### Related Information

[Knowledge Database](#)





## High $V_{CCBAT}$ Current when $V_{CC}$ is Powered Down

If you power off  $V_{CC}$  when  $V_{CCBAT}$  remains powered on,  $V_{CCBAT}$  may draw higher current than expected.

If you use the battery to maintain volatile security keys when the system is not powered up,  $V_{CCBAT}$  current could be up to 120  $\mu$ A, resulting in shortened battery life.

### Workaround

Contact your battery provider to evaluate the impact to the retention period of the battery used on your board.

There is no impact if you connect the  $V_{CCBAT}$  to the on-board power rail.

### Status

Affects: All Intel Arria 10 devices

Status: No planned silicon fix.



## ARM Cortex-A9 MPCore and L2 Cache Errata

This section lists the ARM Cortex-A9 MPCore and L2 Cache errata. Each listed erratum has an associated category number which identifies the degree of the behavior.

The categories are as follows:

- Category 1: Behavior has no workaround and severely restricts the use of the product in all, or the majority of applications, rendering the device unusable.
- Category 2: Behavior contravenes the specified behavior and might limit or severely impair the intended use of the specified features, but does not render the product unusable in all or the majority of applications.
- Category 3: Behavior that was not the originally intended behavior but should not cause any problems in applications.

**Note:** This device only contains category 2 and category 3 errata.

**Table 2. ARM Cortex-A9 MPCore Errata**

Errata Listing	Category Number
<b>ARM Cortex-A9 MPU</b>	
761319: Ordering of Read Accesses to the Same Memory Location Might Be Uncertain on page 20	Category 2
845369: Under Very Rare Timing Circumstances Transition into Streaming Mode Might Create Data Corruption on page 21	Category 2
740657: Global Timer Can Send Two Interrupts for the Same Event on page 22	Category 3
751476: Missed Watchpoint on the Second Part of an Unaligned Access Crossing a Page Boundary on page 24	Category 3
754322: Faulty MMU Translations Following ASID Switch on page 25	Category 3
764369: Data or Unified Cache Line Maintenance by MVA Fails on Inner-Shareable Memory on page 27	Category 3
794072: A Short Loop Including DMB Instruction Might Cause a Denial of Service When the Other Processor Executes a CP15 Broadcast Operation on page 29	Category 3
794073: Speculative Instruction Fetches with MMU Disabled Might Not Comply with Architectural Requirements on page 31	Category 3
794074: A Write Request to an Uncacheable, Shareable Normal Memory Region Might be Executed Twice, Possibly Causing a Software Synchronization Issue on page 32	Category 3
725631: ISB is Counted in Performance Monitor Events 0x0C and 0x0D on page 34	Category 3
729817: MainID Register Alias Addresses Are Not Mapped on Debug APB Interface on page 35	Category 3
729818: In Debug State, the Next Instruction is Stalled When the SDABORT Flag is Set Instead of Being Discarded on page 36	Category 3
751471: DBGPCSR Format Is Incorrect on page 37	Category 3
752519: An Imprecise Abort Might Be Reported Twice on Non-Cacheable Reads on page 39	Category 3
754323: Repeated Store in the Same Cache Line Might Delay the Visibility of the Store on page 40	Category 3
756421: Sticky Pipeline Advance Bit Cannot be Cleared from Debug APB Accesses on page 41	Category 3
<i>continued...</i>	



Errata Listing	Category Number
757119: Some Unallocated Memory Hint Instructions Generate an UNDEFINED Exception Instead of Being Treated as a NOP on page 42	Category 3
761321: MRC and MCR Are Not Counted in Event 0x68 on page 43	Category 3
764319: Read Accesses to DBGPRSR and DBGPCR May Generate an Unexpected UNDEF on page 44	Category 3
771224: Visibility of Debug Enable Access Rights to Enable/Disable Tracking is Not Ensured by an ISB on page 45	Category 3
775419: PMU Event 0x0A Might Count Twice the LDM PC ^ Instruction with Base Address Register Write-Back on page 46	Category 3
<b>ARM L2 Cache Controller</b>	
754670: A Continuous Write Flow Can Stall a Read Targeting the Same Memory Area on page 47	Category 3
765569: Prefetcher Can Cross 4 KB Boundary if Offset is Programmed with Value 23 on page 48	Category 3
729815: The High Priority for SO and Dev Reads Feature Can Cause Quality of Service Issues to Cacheable Read Transactions on page 49	Category 3
<b>ARM CoreSight Program Trace Macrocell (PTM)</b>	
720107: Periodic Synchronization Can Be Delayed and Cause Overflow on page 50	Category 3
711668: Configuration Extension Register Has Wrong Value Status on page 52	Category 3



## Arm Cortex-A9 MPU

### 761319: Ordering of Read Accesses to the Same Memory Location Might Be Uncertain

#### Description

The Arm architecture and the general rules of coherency require reads to the same memory location to be observed in sequential order. Because of some internal replay path mechanisms, the Cortex-A9 can see one read access bypassed by a following read access to the same memory location, thus not observing the values in program order.

#### Impact

This erratum:

- Applies only to devices with a dual Cortex-A9 MPCore configuration.
- Can occur only on a process working in SMP mode on memory regions marked as normal memory write-back shared.
- Can cause data coherency failure.

#### Workaround

The majority of multi-processing code examples follow styles that do not expose this erratum. Therefore, this erratum occurs rarely and is likely to affect only very specific areas of code that rely on a read-ordering behavior. There are two possible workarounds for this erratum:

- Use `LDREX` instead of standard `LDR` in volatile memory places that require a strict read-ordering.
- The alternative workaround is the recommended workaround for tool chain integration. This method requires insertion of a `DMB` between the affected `LDR` that requires this strict ordering rule.

For more information about integrating the workaround inside tool chains, please refer to the Programmer Advance Notice related to this erratum, *ARM UAN 0004A*.

#### Category

Category 2



## 845369: Under Very Rare Timing Circumstances Transition into Streaming Mode Might Create Data Corruption

### Description

Under very rare timing circumstances, data corruption might occur on a dirty cache line that is evicted from the L1 data cache due to another cache line being entirely written.

The erratum requires the following conditions:

- The CPU contains a dirty line in its data cache.
- The CPU performs at least four full cache line writes, one of which is causing the eviction of the dirty line.
- The other CPU, or the ACP, is performing a read or write operation on the dirty line.

The issue requires very rare timing conditions to reach the point of failure. These timing conditions depend on the CPU micro-architecture, and are not controllable in software:

- The CPU must be in a transitional mode that might be triggered by the detection of the first two full cache line writes.
- The evicted line must remain stalled in the eviction buffer, which is likely to be caused by congested write traffic.
- The other coherent agent, either the other CPU or the ACP, must perform its coherency request on the evicted line while it is in the eviction buffer.

### Impact

This erratum might lead to data corruption.

### Workaround

A workaround for this erratum is provided by setting bit[22] of the undocumented Diagnostic Control Register to 1. This register is encoded as CP15 c15 0 c0 1. The bit can be written in secure state only, with the following read-modify-write code sequence:

```
MRC p15,0,rt,c15,c0,1
ORR rt,rt,#0x00400000
MCR p15,0,rt,c15,c0,1
```

When this bit is set, the processor is unable to switch into read-allocate (streaming) mode, which means this erratum cannot occur.

Setting this bit could possibly result in a visible drop in performance for routines that perform intensive memory accesses, such as `memset()` or `memcpy()`. However, the workaround is not expected to create any significant performance degradation in most standard applications.

### Category

Category 2

## 740657: Global Timer Can Send Two Interrupts for the Same Event

### Description

The global timer can be programmed to generate an interrupt request to the processor when it reaches a given programmed value. The timer may generate two interrupt requests instead of one, if you program the global timer not to use the auto-increment feature.

The Global Timer Control register is programmed with the following settings:

- When Bit[3]=0, the global timer is programmed in "single-shot" mode.
- When Bit[2]=1, the global timer IRQ generation is enabled.
- When bit[1]= 1, the global timer value comparison with the Comparator registers is enabled.
- When bit[0]= 1, the global timer count is enabled.

With these settings, an IRQ is generated to the processor when the global timer value reaches the value programmed in the Comparator registers. The interrupt handler then performs the following sequence:

1. Read the ICCEIAR (Interrupt Acknowledge) register.
2. Clear the global timer flag.
3. Modify the comparator value, to set it to a higher value.
4. Write the ICCEOIR (End of Interrupt) register.

Under these conditions, because of this erratum, the global timer might generate a second (spurious) interrupt request to the processor at the end of this interrupt handler sequence.

### Impact

This erratum creates spurious interrupt requests in the system.

### Workaround

Because this erratum happens only when the Global Timer is programmed in "single-shot" mode, that is, when it does not use the auto-increment feature, a first possible workaround is to program the Global Timer to use the auto-increment feature.

If this first solution is not possible, a second workaround is to modify the interrupt handler to avoid the offending sequence. You can achieve this by clearing the global timer flag after incrementing the Comparator register value. The correct code sequence for the interrupt handler should then look like the following sequence:

1. Read the ICCEIAR (Interrupt Acknowledge) register.
2. Modify the comparator value, to set it to a higher value.
3. Clear the global timer flag.
4. Clear the pending status information for interrupt 27 (Global Timer interrupt) in the distributor of the interrupt controller.
5. Write the ICCEOIR (End of Interrupt) register.



**Category**

Category 3



## 751476: Missed Watchpoint on the Second Part of an Unaligned Access Crossing a Page Boundary

### Description

Under rare conditions, a watchpoint might be undetected if it occurs on the second part of an unaligned access that crosses a 4K page boundary and misses the  $\mu$ TLB for the second part of its request.

This erratum requires a previous conditional instruction which accesses the second 4 KB memory region (where the watchpoint is set), which misses in the  $\mu$ TLB and causes a condition fail. This erratum also requires that no other  $\mu$ TLB miss occurs between this conditional failed instruction and the unaligned access, which implies that the unaligned access must hit in the  $\mu$ TLB for the first part of its access.

### Impact

A watchpoint does not trigger when it should.

### Workaround

Because this erratum might occur in the case when a watchpoint is set on any of the first 3 bytes of a 4 KB memory region and unaligned accesses are not being faulted, the workaround is to set a guard watchpoint on the last byte of the previous page and to deal with any false positive matches if they occur.

### Category

Category 3





## 754322: Faulty MMU Translations Following ASID Switch

### Description

A  $\mu$ TLB entry might be corrupted following an ASID switch, possibly corrupting subsequent MMU translations.

This erratum requires execution of an explicit memory access that might be speculative. This type of memory access misses in the TLB and causes a translation walk. This erratum occurs when the translation table walk starts before the ASID switch code sequence, but completes after the ASID switch code sequence.

In this case, a new entry is allocated in the  $\mu$ TLB for the TLB entry of this translation table walk, but corresponds to the old ASID. Because the  $\mu$ TLB does not record the ASID value, the new MMU translation that should happen with the new ASID following the ASID switch, might hit this stale  $\mu$ TLB entry and become corrupted.

There is no security risk because the security state of the access is held in the  $\mu$ TLB and cannot be corrupted.

### Impact

This erratum might cause MMU translation corruption.

### Workaround

The workaround for this erratum is to add a DSB in the ASID switch code sequence. The Arm architecture only mandates an ISB before and after the ASID switch. Adding a DSB before the ASID switch ensures that the translation table walk completes before the ASID change, so that no stale entry can be allocated in the  $\mu$ TLB.

Modify the examples in the *Arm Architecture Reference Manual* for synchronizing the change in the ASID and TTBR as follows:

1. The sequence:

```
Change ASID to 0
ISB
Change Translation Table Base Register
ISB
Change ASID to new value
```

Becomes:

```
DSB
Change ASID to 0
ISB
Change Translation Table Base Register
ISB
DSB
Change ASID to new value
```

2. This sequence:

```
Change Translation Table Base Register to the global-only mappings
ISB
Change ASID to new value
ISB
Change Translation Table Base Register to new value
```



Becomes:

```
Change Translation Table Base Register to the global-only mappings
ISB
DSB
Change ASID to new value
ISB
Change Translation Table Base Register to new value
```

3. This sequence:

```
Set TTBCR.PD0 = 1
ISB
Change ASID to new value
Change Translation Table Base Register to new value
ISB
Set TTBCR.PD0 = 0
```

Becomes:

```
Set TTBCR.PD0 = 1
ISB
DSB
Change ASID to new value
Change Translation Table Base Register to new value
ISB
Set TTBCR.PD0 = 0
```

### Category

Category 3



## 764369: Data or Unified Cache Line Maintenance by MVA Fails on Inner-Shareable Memory

### Description

Under certain timing circumstances, a data or unified cache line maintenance operation by Modified Virtual Addresses (MVA) that targets an inner-shareable memory region might fail to propagate to either the Point of Coherency (PoC) or to the Point of Unification (PoU) of the system.

As a consequence, the visibility of the updated data might not be guaranteed to either the instruction side, in the case of self-modifying code, or to an external non-coherent agent, such as a DMA engine.

This erratum requires a dual Cortex-A9 MPCore device working in Symmetric Multi-Processing (SMP) mode with the broadcasting of CP15 maintenance operations enabled.

The following scenario shows how this erratum can occur:

1. One CPU performs a data or unified cache line maintenance operation by MVA targeting a memory region that is locally dirty.
2. The second CPU issues a memory request targeting this same memory location within the same time frame.

A race condition can occur, resulting in the cache operation not being performed to the specified Point of Unification or Point of Coherence.

This erratum affects the following maintenance operations:

- DCIMVAC: Invalidate data or unified cache line by MVA to PoC.
- DCCMVAC: Clean data or unified cache line by MVA to PoC.
- DCCMVAU: Clean data or unified cache line by MVA to PoU.
- DCCIMVAC: Clean and invalidate data or unified cache line by MVA to PoC.

This erratum can occur when the second CPU performs any of the following operations:

- A read request resulting from a Load instruction; the Load might be a speculative one.
- A write request resulting from any Store instruction.
- A data prefetch resulting from a PLD instruction; the PLD might be a speculative one.

### Impact

Because it is uncertain whether execution of the cache maintenance operation propagates to either the Point of Unification or the Point of Coherence, stale data might remain in the data cache and not become visible to other agents that should have gained visibility to it.

Note that the data remains coherent on the L1 data side. Any data read from the other processor in the Cortex-A9 MPCore cluster, or from the Accelerator Coherency Port (ACP), would see the correct data. In the same way, any write to the same cache line from the other processor in the Cortex-A9 MPCore cluster, or from the ACP, does not cause a data corruption resulting from a loss of either data.



Consequently, the failure can only impact non-coherent agents in the system. These agents can be either the instruction cache of the processor, in the case of self-modifying code, or any non-coherent external agent in the system such as a DMA.

### Workaround

Two workarounds are available for this erratum.

The first workaround requires the three following elements to be applied together:

- Set bit[0] in the undocumented SCU Diagnostic Control register located at offset 0x30 from the PERIPHBASE address. Setting this bit disables the “migratory line” feature and forces a dirty cache line to be evicted to the lower memory subsystem, which is both the Point of Coherency and the Point of Unification, when it is being read by another processor. Note that this bit can be written, but is always read as zero.
- Insert a DSB instruction before the cache maintenance operation. Note that if the cache maintenance operation executes within a loop that performs no other memory operations, ARM recommends only adding a DSB before entering the loop.
- Ensure there is no false sharing (on a cache line size alignment) for self-modifying code or for data produced for external non-coherent agent such as a DMA engine. For systems that cannot prevent false sharing in these regions, this third step can be replaced by performing the sequence of DSB followed by a cache maintenance operation twice.

Note that even when all three components of the workaround are in place, this erratum might still occur. However, this occurrence would require some extremely rare and complex timing conditions, so that the probability of reaching the point of failure is extremely low. This low probability, along with the fact that this erratum requires an uncommon software scenario, explains why this workaround is likely to be a reliable practical solution for most systems.

To ARM's knowledge, no failure has been observed in any system when all three components of this workaround have been implemented.

For critical systems that cannot cope with the extremely low failure risks associated with the above workaround, a second workaround is possible which involves changing the mapping of the data being accessed so that it is in a non-cacheable area. This ensures that the written data remains uncached, which means it is always visible to non-coherent agents in the system, or to the instruction side in the case of self-modifying code, without any need for cache maintenance operation.

### Category

Category 3



## 794072: A Short Loop Including DMB Instruction Might Cause a Denial of Service When the Other Processor Executes a CP15 Broadcast Operation

### Description

A processor that continuously executes a short loop containing a DMB instruction might prevent a CP15 operation broadcast by the other processor making further progress, causing a denial of service.

This erratum requires the following conditions:

- A dual core device with the processors working in SMP mode (`ACTLR.SMP=1`).
- One of the processors continuously executes a short loop containing at least one DMB instruction.
- The other processor executes a CP15 maintenance operation that is broadcast, meaning that this processor has enabled the broadcasting of CP15 operations (`ACTLR.FW=1`).

For this erratum to occur, the short loop containing the DMB instruction must meet both of the following additional conditions:

- No more than 10 instructions other than the DMB are executed between each DMB.
- No non-conditional Load or Store, or conditional Load or Store that pass the condition code check, are executed between each DMB.

When all the conditions for this erratum are met, the short loop creates a continuous stream of DMB instructions that may cause a denial of service by preventing the processor executing the short loop from executing the received broadcast CP15 operation. As a result, the processor that originally executed the broadcast CP15 operation is stalled until the execution of the loop is interrupted.

Note that because the process issuing the CP15 broadcast operation cannot complete operation, it cannot enter any debug mode and cannot take any interrupt. If the processor executing the short loop also cannot be interrupted, for example if it has disabled its interrupts, or if no interrupts are routed to this processor, this erratum might cause a system livelock.

### Impact

This erratum might create performance issues, or in the worst case it might cause a system livelock if the processor executing the DMB is in an infinite loop that cannot be interrupted.

### Workaround

This erratum can be worked around by setting bit[4] of the undocumented Diagnostic Control Register to 1. This register is encoded as CP15 c15 0 c0 1.

This bit can be written in the secure state only, with the following read-modify-write code sequence:

```
MRC p15,0,rt,c15,c0,1
ORR rt,rt,#0x10
MCR p15,0,rt,c15,c0,1
```



When it is set, this bit causes the DMB instruction to be decoded and executed like a DSB. Using this software workaround is not expected to have any impact on the overall performance of the processor on a typical code base.

Other workarounds are also available for this erratum, to either prevent or interrupt the continuous stream of DMB instructions that causes the deadlock. Examples include:

- Inserting a non-conditional Load or Store instruction in the loop between each DMB.
- Inserting additional instructions in the loop, such as NOPs, to avoid the processor seeing back to back DMB instructions.
- Making the processor that is executing the short loop take regular interrupts.

### Category

Category 3



## 794073: Speculative Instruction Fetches with MMU Disabled Might Not Comply with Architectural Requirements

### Description

When the MMU is disabled, an ARMv7 processor must follow some architectural rules regarding speculative fetches and the addresses to which these fetches can be initiated. These rules avoid potential read accesses to read-sensitive areas. For more information about these rules, see the description of "Behavior of Instruction Fetches When All Associated MMUs Are Disabled" in the *ARM Architecture Reference Manual*, ARMv7-A and ARMv7-R edition.

A Cortex-A9 processor usually operates with both the MMU and branch prediction enabled. If the processor operates in this condition for any significant amount of time, the BTAC (branch target address cache) will contain branch predictions. If the MMU is then disabled, but branch prediction remains enabled, these stale BTAC entries can cause the processor to violate the rules for speculative fetches.

This erratum can occur only if the following sequence of conditions is met:

1. The MMU and branch prediction are enabled.
2. Branches are executed.
3. The MMU is disabled, and branch prediction remains enabled.

### Impact

If the above conditions occur, it is possible that after the MMU is disabled, speculative instruction fetches might occur to read-sensitive locations.

### Workaround

The recommended workaround is to invalidate all entries in the BTAC by executing a `BPIALL` (invalidate entire branch prediction array) operation, followed by a `DSB`, before disabling the MMU. Another possible workaround is to disable branch prediction when disabling the MMU, and keep branch prediction disabled until the MMU is re-enabled.

### Category

Category 3



## 794074: A Write Request to an Uncacheable, Shareable Normal Memory Region Might be Executed Twice, Possibly Causing a Software Synchronization Issue

### Description

Under certain timing circumstances specific to the Cortex-A9 microarchitecture, a write request to an uncacheable, shareable normal memory region might be executed twice, causing the write request to be sent twice on the AXI bus. This condition might happen when the write request is followed by another write into the same naturally doubleword-aligned memory region, without a DMB between the two writes.

The repetition of the write usually has no impact on the overall behavior of the system, unless the repeated write is used for synchronization purposes.

This erratum requires the following conditions:

- A write request is performed to an uncacheable, shareable normal memory region.
- Another write request is performed into the same naturally doubleword-aligned memory region. This second write request must not be performed to the exact same bytes as the first store.

A write request to normal memory region is treated as uncacheable in the following cases:

- The write request occurs while the data cache is disabled.
- The write request is targeting a memory region marked as normal memory non-cacheable or cacheable write-through.
- The write request is targeting a memory region marked as normal memory cacheable write-back and shareable, and the CPU is in AMP mode.

### Impact

This erratum might have implications in a multi-master system where control information is passed between several processing elements in memory using a communication variable, such as a semaphore. In this type of system, it is common for communication variables to be claimed using a Load-Exclusive/Store-Exclusive, but for the communication variable to be cleared using a non-Exclusive store. This erratum means that the clearing of such a communication variable might occur twice. This error might lead to two masters apparently claiming a communication variable, and therefore might cause data corruption to shared data.

A scenario in which this might happen is:

```
MOV r1,#0x40                ;address is double-word aligned, mapped in
                             ;Normal Non-cacheable Shareable memory
Loop: LDREX r5, [r1,#0x0]    ;read the communication variable
CMP r5, #0                  ;check if 0
STREXEQ r5, r0, [r1]        ;attempt to store new value
CMPEQ r5, #0                ;test if store succeeded
BNE Loop                    ;retry if not
DMB                          ;ensures that all subsequent accesses are
observed when                ;gaining of the communication variable has been
observed                      ;loads and stores in the critical region can
now be performed
MOV r2,#0
MOV r0, #0
DMB                          ;ensure all previous accesses are observed
before the
```





```
STR r0, [r1]           ;communication variable is cleared  
store                 ;clear the communication variable with normal  
STR r2, [r1,#0x4]     ;previous STR might merge and be sent again,  
which                 ;might cause undesired release of the  
communication         ;variable.
```

This scenario is valid when the communication variable is a byte, a half-word, or a word.

### Workaround

There are several possible workarounds:

- Add a DMB after clearing a communication variable:

```
STR r0, [r1]           ;clear the communication variable  
DMB                   ;ensure the previous STR is complete
```

Also, any IRQ or FIQ handler must execute a DMB at the start to ensure that the clear of any communication variable is complete.

- Ensure there is no other data using the same naturally aligned 64-bit memory location as the communication variable:

```
ALIGN 64  
communication_variable DCD 0  
unused_data DCD 0  
LDR r1 = communication_variable
```

- Use a Store-Exclusive to clear the communication variable, rather than a non-Exclusive store.

### Category

Category 3



## 725631: ISB is Counted in Performance Monitor Events 0x0C and 0x0D

### Description

The ISB is implemented as a branch in the Cortex-A9 microarchitecture. Because ISB acts as a branch, events 0x0C (software change of PC) and 0x0D (immediate branch) are asserted when an ISB occurs, which is not compliant with the Arm architecture.

### Impact

The count of events 0x0C and 0x0D are not completely precise when using the Performance Monitor counters, because the ISB is counted together with the real software changes to the PC (for 0x0C) and immediate branches (0x0D).

This erratum also causes the corresponding PMUEVENT bits to toggle in case an ISB executes.

- PMUEVENT[13] relates to event 0x0C.
- PMUEVENT[14] relates to event 0x0D.

### Workaround

You can count ISB instructions alone with event 0x90.

You can subtract this ISB count from the results you obtained in events 0x0C and 0x0D, to obtain the precise count of software change of PC (0x0C) and immediate branches (0x0D).



## 729817: MainID Register Alias Addresses Are Not Mapped on Debug APB Interface

### Description

The Arm Debug Architecture specifies registers 838 and 839 as “Alias of the MainID register.” They should be accessible using the APB Debug interface at addresses 0xD18 and 0xD1C. The two alias addresses are not implemented in Cortex-A9. A read access to either of these two addresses returns 0 instead of the MainID register value.

Note that read accesses to these two registers using the internal CP14 interface are trapped to UNDEF, which is compliant with the Arm Debug architecture. Therefore this erratum only applies to the alias addresses using the external Debug APB interface.

### Impact

If the debugger, or any other external agent, tries to read the MainID register using the alias addresses, it receives a faulty answer (0x0), which can cause indeterminate errors in the debugger afterwards.

### Workaround

The workaround for this erratum is to always access the MainID register at its original address, 0xD00 and not to use its alias address.

### Category

Category 3



## 729818: In Debug State, the Next Instruction is Stalled When the SDABORT Flag is Set Instead of Being Discarded

### Description

When the processor is in the debug state, an instruction written to the Instruction Transfer Register (ITR) after a Load/Store instruction that has aborted, gets executed on clearing the SDABORT\_1, instead of being discarded.

This erratum can occur under the following conditions:

- The debugger has put the `extDCCmode` bits into stall mode.
- A previously issued Load/Store instruction has generated a synchronous data abort (for example, an MMU fault).
- For efficiency, the debugger does not read `Debug Status and Control External (DBGDSCRExt)` register immediately, to see if the Load/Store has completed and has not aborted, but writes further instructions to the ITR, expecting them to be discarded if a problem occurs.
- The debugger reads the `Debug Status and Control (DBGDSCR)` register at the end of the sequence and discovers the Load/Store aborted.
- The debugger clears the SDABORT\_1 flag (by writing to the `clear sticky aborts` bit in `Debug Run Control (DBGDRCR)` register).

Under these conditions, the instruction that follows in the ITR might execute instead of being discarded.

### Impact

Indeterminate failures can occur because of the instruction being executed when it should not. In most cases, it is unlikely that the failure will cause any significant issue.


### Workaround

There is a selection of workarounds with increasing complexity and decreasing impact. In each case, the impact is a loss of performance when debugging:

- Do not use stall mode.
- Do not use stall mode when doing Load/Store operations.
- Always check for a sticky abort after issuing a Load/Store operation in stall mode (the cost of this probably means workaround number #2 is a preferred alternative).
- Always check for a sticky abort after issuing a Load/Store operation in stall mode before issuing any further instructions that might corrupt an important target state (such as further Load/Store instructions, instructions that write to "live" registers such as VFP, CP15).

### Category

Category 3



## 751471: DBGPCSR Format Is Incorrect

### Description

In the Debug Program Counter Sampling (DBGPCSR) register, the Arm architecture specifies that:

- DBGPCSR[31:2] contain the sampled value of bits [31:2] of the PC.
- The sampled value is an instruction address plus an offset that depends on the processor instruction set state.
- DBGPCSR[1:0] contain the meaning of PC Sample Value, with the following permitted values:
  - 2'b00 ((DBGPCSR[31:2] << 2) – 8) references an Arm state instruction
  - 2'bx1 ((DBGPCSR[31:1] << 1) – 4) references a Thumb or ThumbEE state instruction; "x" is a don't care.
  - 2'b10 IMPLEMENTATION DEFINED

This field encodes the processor instruction set state, so that the profiling tool can calculate the true instruction address by subtracting the appropriate offset from the value sampled in bits [31:2] of the register.

In Cortex-A9, the DBGPCSR samples the target address of executed branches (but possibly still speculative to data aborts), with the following encodings:

- DBGPCSR[31:2] contain the address of the target branch instruction, with no offset.
- DBGPCSR[1:0] contains the execution state of the target branch instruction:
  - 2'b00 for an Arm state instruction
  - 2'b01 for a Thumb state instruction
  - 2'b10 for a Jazelle state instruction
  - 2'b11 for a ThumbEE state instruction

### Impact


The implication of this erratum is that the debugger tools must not rely on the architected description for the value of DBGPCSR[1:0], nor remove any offset from DBGPCSR[31:2], to obtain the expected PC value.

Subtracting 4 or 8 from the DBGPCSR[31:2] value would lead to an area of code that is unlikely to have been recently executed or might not contain any executable code.

The same might be true for Thumb instructions at half-word boundaries, in which case, PC[1]=1 but DBGPCSR[1]=0; or ThumbEE instructions at word boundaries, with PC[1]=0 and DBGPCSR[1]=1. In Cortex-A9, because the DBGPCSR is always a branch target (in other words, the start of a basic block to the tool), the debugger should be able to spot many of these cases and attribute the sample to the right basic block.

### Workaround

The debugger tools can find the expected PC value and instruction state by reading the DBGPCSR register and consider it as described in the "Description" section of this erratum.



**Category**

Category 3



## 752519: An Imprecise Abort Might Be Reported Twice on Non-Cacheable Reads

### Description

In the case where two outstanding read memory requests to device or non-cacheable normal memory regions are issued by the Cortex-A9, and the first one receives an imprecise external abort, then the second access might falsely report an imprecise external abort.

This erratum can only happen in systems that can generate imprecise external aborts on device or non-cacheable normal memory regions accesses.

### Impact

When this erratum occurs, a second, spurious imprecise abort might be reported to the core when it should not. In practice, the failure is unlikely to cause any significant issues to the system because imprecise aborts are usually unrecoverable failures. Because the spurious abort can only happen following a first imprecise abort, either the first abort is ignored – and the spurious abort is then ignored too, or it is acknowledged and probably generates a critical failure in the system, such as a processor reset or whole system reboot.

### Workaround

There is no practical software workaround for this erratum.

### Category

Category 3



## 754323: Repeated Store in the Same Cache Line Might Delay the Visibility of the Store

### Description

The Cortex-A9 implements a small counter that ensures the external visibility of all stores in a finite amount of time, causing an eventual drain of the Merging Store Buffer. This counter is present to avoid a situation where written data could potentially remain indefinitely in the Store Buffer.

This Store Buffer has merging capabilities and continues to merge data as long as the write accesses are performed in the same cache line. The issue that causes this erratum is that the draining counter resets each time a new data merge is performed.

In the case when a code sequence loops and continues to write data in this same cache line, then the external visibility of the written data might not be ensured. A livelock situation might consequently occur if any external agent is relying on the visibility of the written data, and where the writing processor cannot be interrupted while doing its writing loop.

This erratum can only happen on Normal Memory regions. The following examples describe scenarios that might trigger this erratum:

- The processor continues incrementing a counter, writing the same word at the same address. The external agent (possibly the other processor) polls on this address, waiting for any update of the counter value to proceed. The Store Buffer continues merging the updated value of the counter in its cache line, so that the external agent never sees any updated value, possibly leading to livelock.
- The processor writes a value in a given word to indicate completion of its task, and then continues writing data in an adjacent word in the same cache line. The external agent continues to poll the first word memory location to check when the processor completes its task. The situation is the same in the first example, because the cache line might remain indefinitely in the merging Store Buffer, creating a possible livelock in the system.

### Impact

This erratum might create performance issues, or worst case, a livelock scenario, if the external agent relies on the automatic visibility of the written data in a finite amount of time.

### Workaround

The recommended workaround for this erratum is to insert a DMB operation after the faulty write operation in code sequences that this erratum might affect to ensure the visibility of the written data to any external agent.

### Category

Category 3





## 756421: Sticky Pipeline Advance Bit Cannot be Cleared from Debug APB Accesses

### Description

The Sticky Pipeline Advance bit is bit[25] of the `DBGDSCR` register. This bit enables the debugger to detect whether the processor is idle. This bit is set to 1 every time the processor pipeline retires one instruction. A write to `DBGDRCR[3]` clears this bit. Because of this erratum, the Cortex-A9 does not implement any debug APB access to `DBGDRCR[3]`.

### Impact

The external debugger cannot clear the Sticky Pipeline Advance bit in the `DBGDSCR`. In practice, this makes the Sticky Pipeline Advance bit concept unusable on Cortex-A9 processors.

### Workaround

There is no practical workaround for this erratum. The only possible way to reset the Sticky Pipeline Advance bit is to assert the `nDBGRESET` input pin on the processor, which obviously has the side effect of resetting all debug resources in the concerned processor, and any other additional CoreSight components to which `nDBGRESET` is connected.



## 757119: Some Unallocated Memory Hint Instructions Generate an UNDEFINED Exception Instead of Being Treated as a NOP

### Description

The Arm Architecture specifies that Arm opcodes of the form 11110 100x001 xxxxx xxxxx xxxxx xxxxx are “unallocated memory hint (treat as NOP)” if the core supports the MP extensions, as the Cortex-A9 does.

Because of this erratum, the Cortex-A9 generates an UNDEFINED exception when bits [15:12] of the instruction encoding are different from 4'b1111, instead of treating the instruction as a NOP.

### Impact

Because of this erratum, an unexpected UNDEFINED exception might be generated. In practice, this erratum is unlikely to cause any significant issue because such instruction encodings are not supposed to be generated by any compiler, nor used by any handcrafted program.

### Workaround

The workaround for this erratum is to modify the instruction encoding with bits[15:12]=4'b1111, so that the Cortex-A9 treats the instruction properly as a NOP.

If it is not possible to modify the instruction encoding as described, the UNDEFINED exception handler has to cope with this case and emulate the expected behavior of the instruction, that is, it must do nothing (NOP), before returning to normal program execution.

### Category

Category 3



## 761321: MRC and MCR Are Not Counted in Event 0x68

### Description

Event 0x68 counts the total number of instructions passing through the register rename pipeline stage. The event is also reported externally on PMUEVENT[9:8]. However, with this erratum, the MRC and MCR instructions are not counted in this event or reported externally on PMUEVENT[9:8].

### Impact

The implication of this erratum is that the values of event 0x68 and PMUEVENT[9:8] are imprecise, omitting the number of MCR and MRC instructions. The inaccuracy of the total count depends on the rate of MRC and MCR instructions in the code.

### Workaround

No workaround is possible to achieve the required functionality of counting precisely how many instructions are passing through the register rename pipeline stage when the code contains some MRC or MCR instructions.

### Category

Category 3



## 764319: Read Accesses to DBGPRSR and DBGPRCR May Generate an Unexpected UNDEF

### Description

CP14 read accesses to the Device Power-down and Reset Status (DBGPRSR) and Device Powerdown and Reset Control (DBGPRCR) registers generate an unexpected UNDEFINED exception when the DBGSWENABLE bit, bit[31] in the Coresight Components APB-AP Control/Status Word (CSW) register at offset 0x00, is 0, even when the CP14 accesses are performed from a privileged mode.

### Impact

Because of this erratum, the Device Power-down and Reset Status (DBGPRSR) and the Device Powerdown and Reset Control (DBGPRCR) registers are not accessible when `DBGSWENABLE=0`.

This erratum is unlikely to cause any significant issue in Cortex-A9 based systems because these accesses are mainly intended to be used as part of debug over power-down sequences, and the Cortex-A9 does not support this feature.

### Workaround

The workaround for this erratum is to temporarily set the `DBGSWENABLE` bit to 1 so that the `DBGPRSR` and `DBGPRCR` registers can be accessed as expected. There is no other workaround for this erratum.

### Category

Category 3



## 771224: Visibility of Debug Enable Access Rights to Enable/Disable Tracking is Not Ensured by an ISB

### Description

According to the Arm architecture, any change in the Authentication Status register should be made visible to the processor after an exception entry or return, or an ISB. Although this is correctly achieved for all debug-related features, the ISB is not sufficient to make the changes visible to the trace flow. As a consequence, the WPTTRACEPROHIBITED<sub>n</sub> signal(s) remain stuck to their old value up to the next exception entry or return, or to the next serial branch, even when an ISB executes.

A serial branch is one of the following:

- Data processing to PC with the S bit set (for example, `MOVS pc, r14`)
- `LDM pc ^`

### Impact

Because of this erratum, the trace flow might not start or stop as expected by the program.

### Workaround

To work around this erratum, the ISB must be replaced by one of the events causing the change to be visible. In particular, replacing the ISB by a `MOVS PC` to the next instruction achieves the correct functionality.

### Category

Category 3



## 775419: PMU Event 0x0A Might Count Twice the LDM PC ^ Instruction with Base Address Register Write-Back

### Description

The LDM PC ^ instructions with base address register write-back might be counted twice in the PMU event 0x0A, which is counting the number of exception returns. The associated PMUEVENT[11] signal is also affected by this erratum and might be asserted twice by a single LDM PC ^ with base address register write-back.

### Impact

Because of this erratum, the count of exception returns is imprecise. The error rate depends on the ratio between exception returns of the form LDM PC ^ with base address register write-back and the total number of exceptions returns

### Workaround

There is no workaround to this erratum.

### Category

Category 3



## Arm L2 Cache Controller

### 754670: A Continuous Write Flow Can Stall a Read Targeting the Same Memory Area

#### Description

In PL310, hazard checking is done on bits [31:5] of the address. When PL310 receives a read with normal memory (cacheable or not) attributes, hazard checking is performed with the active writes of the store buffer. If an address match is detected, the read is stalled until the write completes.

Because of this erratum, a continuous flow of writes can stall a read that targets the same memory area.

This problem occurs when the following conditions are met:.

- PL310 receives a continuous write traffic targeting the same address marked with Normal Memory attributes.
- While treating this flow, PL310 receives a read that targets the same 32-byte memory area.

#### Impact

When the conditions above are met, the read might be stalled until the write flow stops. Note that this erratum does not lead to any data corruption. Also, the normal software code is not expected to contain long write sequences like the one causing this erratum to occur.

#### Workaround

There is no workaround and there is unlikely to be a need for a workaround for this erratum.

#### Category

Category 3



## 765569: Prefetcher Can Cross 4 KB Boundary if Offset is Programmed with Value 23

### Description

When the prefetch feature is enabled (bits[29:28] of the Auxiliary or Prefetch Control register set HIGH), the prefetch offset bits of the Prefetch Control Register (bits[4:0]) configure the advance taken by the prefetcher compared to the current cache line. Refer to the *PL310 Cache Controller Technical Reference Manual* for more information. One requirement for the prefetcher is to not go beyond a 4KB boundary. If the prefetch offset is set to 23 (5'b10111), this requirement is not fulfilled and the prefetcher can cross a 4 KB boundary.

This problem occurs when the following conditions are met:

- One of the Prefetch Enable bits (bits [29:28] of the Auxiliary or Prefetch Control Register) is set HIGH.
- The prefetch offset bits are programmed with value 23 (5'b10111).

### Impact

When the conditions above are met, the prefetcher can issue linefills beyond a 4 KB boundary compared to the original transaction. System issues can result because those linefills can target a new 4 KB page of memory space, regardless of the page attribute settings in the L1 MMU.

### Workaround

A workaround for this erratum is to program the prefetch offset with any value except 23.

### Category

Category 3





## 729815: The High Priority for SO and Dev Reads Feature Can Cause Quality of Service Issues to Cacheable Read Transactions

### Description

The "High Priority for SO and Dev reads" feature can be enabled by setting bit[10] of the PL310 Auxiliary Control Register. When enabled, this feature gives priority to strongly ordered and device reads over cacheable reads in the PL310 AXI master interfaces. When PL310 receives a continuous flow of strongly ordered or device reads, this configuration can prevent cacheable reads that miss in the L2 cache from being issued to the L3 memory system.

This erratum occurs when the following conditions are met:

- Bit[10] "High Priority for SO and Dev reads enable" of the PL310 Auxiliary Control Register is set to 1.
- PL310 receives a cacheable read that misses in the L2 cache.
- PL310 receives a continuous flow of strongly ordered or device reads that take all address slots in the master interface.

### Impact

When the conditions above are met, the linefill resulting from the L2 cache miss is not issued until the flow of SO/Device reads stops. Note that each PL310 master interface has four address slots, so that the Quality of Service issue only appears on the cacheable read if the L1 is able to issue at least four outstanding SO/Device reads.

### Workaround

A workaround is only necessary in systems that are able to issue a continuous flow of strongly ordered or device reads. In such a case, the workaround is to disable the "High Priority for SO and Dev reads" feature, which is the default behavior.

### Category

Category 3



## Arm CoreSight PTM

### 720107: Periodic Synchronization Can Be Delayed and Cause Overflow

#### Description

The Program Trace Macrocell (PTM) is required to insert synchronization information into the trace stream at intervals in order to allow a partial trace dump to be decompressed. The synchronization period can be controlled either external to the PTM or by a counter that by default, requests synchronization every 1024 bytes of trace.

Synchronization does not need to be inserted precisely at a regular interval, so allowance is made to delay synchronization if the PTM is required to generate other trace packets, or if there is not sufficient space in the FIFO. To guarantee that some synchronization packets are always inserted regardless of the conditions, a 'forced overflow' mechanism shuts off trace if a new synchronization request occurs before the previous request was satisfied. This forced overflow mechanism is minimally intrusive to the trace stream, but ensures that synchronization is inserted after no more than 2x the requested interval.

Due to this erratum, some specific sequences of instructions prevent the PTM from being able to insert any synchronization into the trace stream while that instruction sequence continues. Typically, there is just a short delay which may not be noticed and the synchronization is inserted once the particular pattern of waypoints changes. It is possible that overflows are generated in the trace regardless of the utilization of the FIFO in the PTM. In this scenario, typically only a single byte of trace (up to 5 waypoints) is lost.

The scenario does not correspond to sustained high rates of trace generation which could genuinely cause the FIFO to become full.

Scenarios that cause this erratum are rare, and are limited to code iterating around a loop many times. The loop would contain several branches and be dependent on memory accesses completing.

This erratum can occur under the following conditions:

1. Tracing is enabled.
2. Branch broadcasting is disabled.
3. Cycle accuracy is disabled.
4. The processor executes tight loops of repeating code, lasting longer than the configured synchronization period.

#### Impact

This erratum reduces the frequency of periodic synchronization and potentially causes trace overflows where some trace is lost. In the case of an overflow, trace following the overflow can be correctly decompressed. This erratum is more noticeable if the periodic synchronization requests are more frequent.



### Workaround

The most appropriate workaround depends on the use-case for the trace:

- If the trace buffer is large enough, consider increasing the synchronization period by setting the `ETMSYNCFR` to a higher value.
- If no trace must be lost (and periodic synchronization does not have to be guaranteed), set `bit[0]` of `ETMAUXCR` to disable the forced overflow function. Synchronization is inserted at the earliest opportunity, dependent on the executed instruction stream.

### Category

Category 3



## 711668: Configuration Extension Register Has Wrong Value Status

### Description

The Program Trace Macrocell (PTM) implements several read only registers that provide a mechanism for tools using the PTM to determine which features are present in a specific implementation. The Configuration Code Extension register (0x7A, address 0x1E8) has an incorrect value of 0x000008EA. The correct value is 0x00C019A2.

### Impact

This erratum has no impact on the generation of trace or the configurations that can be enabled. Tools that read this register in order to determine the capabilities of the PTM detect fewer features than are actually present.

The missing bits include:

- Bit[23] - Return stack implemented.
- Bit[22] - Timestamp Implemented.
- Bit[12] - Reserved, for compatibility with the ETM architecture

Bits[10:3] are incorrect and should indicate 52 external inputs.

### Workaround

Tools using the PTM-A9 can read the peripheral ID registers (at offsets 0xFE0 to 0xFEC) to determine the version of the PTM-A9 and the features which are implemented, rather than relying on the Configuration Code Extension register.

### Category

Category 3



## Revision History of Intel Arria 10 Device Errata and Design Recommendations

Version	Changes
2018.10.17	Added Knowledge Database reference to <i>SD Card Image Partitioning</i> in the <i>Intel Arria 10 Design Recommendations</i> section.
2018.09.11	<ul style="list-style-type: none"><li>Removed GX/GT references from <i>Intel Arria 10 Design Recommendations</i> section and subsections.</li><li>Added note regarding third-party IP errata in the <i>Intel Arria 10 SX Device Errata and Design Recommendations</i> section.</li></ul>
2017.11.06	Added <a href="#">High VCCBAT Current when VCC is Powered Down</a> on page 17
2017.07.28	Added: <ul style="list-style-type: none"><li><a href="#">Intel Arria 10 Design Recommendations</a> on page 3</li><li><a href="#">Automatic Lane Polarity Inversion for PCIe Hard IP</a> on page 16</li></ul>
2017.07.17	Added the following errata: <ul style="list-style-type: none"><li><a href="#">Rarely, Bus or Bridge Hangs When Configuring or Using HPS SDRAM</a> on page 13</li><li><a href="#">Hard Memory Controller Fails to Exit Self-Refresh Mode</a> on page 15</li></ul>
2016-07-15	Added <a href="#">HPS-to-FPGA Bridges Must Operate at 100 MHz or Above When Using the NoC Timeout Feature</a> on page 12
2016.06.10	Initial release