Notes:

1. FPGA Schematic Symbol Breakdown:
   (a) Bank 1 - IO
   (b) Bank 2 - IO
   (c) Bank 3 - IO
   (d) Bank 4 - IO
   (e) Bank 5 - IO
   (f) Bank 6 - IO
   (g) Configuration
   (h) GND
   (i) VCC, GND

2. PCB Supports 2C35 - 2C50 - 2C70 Migration
   No additional I/O of 2C35 or 2C50 used as the 2C70 has the fewest I/O of the group due to additional VCCINT, GND, and VREF pins on the larger 2C50 and 2C70 devices.

3. Some I/O pins are connected to 1.2V and GND. These are the additional VCC and GND pins of the larger 2C35 and 2C70.

   --- WARNING ---
   DO NOT DRIVE UNUSED I/O TO GND IN QUARTUS

   Leaving 1.2V-connected I/O pins as outputs driving GND causes high I/O current and increased temperature which can lead to device damage if left over a long period of time.

Bank 3
VCCIO = 1.8V
DDR2 DIMM DATA LANES
ADC Channel 2

Bank 4
VCCIO = 1.8V
DDR2 DIMM DATA LANES
ADC Channel 2

Bank 2
VCCIO = 3.3V
Proto Bus
Video DAC
DAC Channel 1

Bank 5
VCCIO = 3.3V
Shared Bus
DAC Channel 2

Bank 1
VCCIO = 3.3V
DAC Channel 1
DAC Channel 2
Video DAC

Bank 6
VCCIO = 3.3V
Shared Bus
DAC Channel 1
DAC Channel 2
Video DAC

Bank 8
VCCIO = 1.8V
DDR2 DIMM DATA LANES, ADDRESS
Pushbuttons

Bank 7
VCCIO = 1.8V
DDR2 DIMM DATA LANES, CNTL, CLOCK
Pushbuttons
Dipswitch

Copyright (c) 2005, Altera Corporation. All Rights Reserved.
DDR2 SDRAM DIMM Terminations

Cyclone II-Side Termination Resistors

The following resistors can be installed for Class II Termination:

- RN24, RN25, RN26, RN27, RN28, RN29, RN30, RN31, RN32, RN33, RN34, R15, R18

DIMM-Side Termination Resistors