DESCRIPTION

The EN6338QI is a Power System on a Chip (PowerSoC) DC-DC converter. It integrates MOSFET switches, small-signal circuits, compensation, and the inductor in an advanced 3.75mm x 3.75mm x 1.9mm 19-pin LGA package.

The EN6338QI is specifically designed to meet the precise voltage and fast transient requirements of present and future high-performance, low-power processor, DSP, FPGA, memory boards and system level applications in distributed power architecture. The device’s advanced circuit techniques, ultra high switching frequency, and proprietary integrated inductor technology deliver high-quality, ultra compact, non-isolated DC-DC conversion.

The Intel Empirion power solution significantly helps in system design and productivity by offering greatly simplified board design, layout and manufacturing requirements. In addition, a reduction in the number of vendors required for the complete power solution helps to enable an overall system cost savings.

All Empirion products are RoHS compliant and lead-free manufacturing environment compatible.

FEATURES

- High Efficiency (Up to 96%)
- Light Load Mode Operation (LLM)
- Excellent Ripple and EMI Performance
- Up to 3A Continuous Operating Current
- 2.7V to 6.6V Input Voltage Range
- 1.5% $V_{OUT}$ Accuracy (Load, Temp)
- 1.9MHz Switching Frequency
- 45mm² Optimized Total Solution Size
- Programmable Soft-Start
- Power OK Indicator
- Thermal, Over-Current, Short Circuit and Under-Voltage Protection
- RoHS Compliant, MSL Level 3, 260°C Reflow

APPLICATIONS

- Point of Load Regulation for FPGAs, Distributed Power Architectures, Low-Power ASICs, Multi-Core, Communication Processors and DSPs
- Space Constrained Applications Needing High Power Density
- 5V/3.3V Bus Architectures Needing High Efficiency

Figure 1: Simplified Applications Circuit

Figure 2: Efficiency at $V_{IN} = 5V$
**ORDERING INFORMATION**

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Package Markings</th>
<th>T&lt;sub&gt;J&lt;/sub&gt; Rating</th>
<th>Package Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EN6338QI</td>
<td>EN6338QI</td>
<td>-40°C to +125°C</td>
<td>19-pin (3.75mm x 3.75mm x 1.9mm) LGA</td>
</tr>
<tr>
<td>EVB-EN6338QI</td>
<td>EN6338QI</td>
<td></td>
<td>LGA Evaluation Board</td>
</tr>
</tbody>
</table>

**Packing and Marking Information:**


**PIN FUNCTIONS**

**Figure 3: Pin Diagram (Top View)**

**NOTE A:** NF pins are non-functional and unconnected internally. Area under NF pin locations may be used for vias to route VFB, POK and SYNC signals. NF pins landing pads are optional.

**NOTE B:** White ‘dot’ on top left is pin 1 indicator on top of the device package.
### PIN DESCRIPTIONS

<table>
<thead>
<tr>
<th>PIN</th>
<th>NAME</th>
<th>TYPE</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>AVIN</td>
<td>Power</td>
<td>Input power supply for the controller. Connect to input voltage at a quiet point.</td>
</tr>
<tr>
<td>2, 4, 8, 14</td>
<td>NF</td>
<td>-</td>
<td>NON-FUNCTIONAL – These pins are not internally connected, and the landing pads are optional. Area below these pins may be used for vias to route VFB, POK and SYNC signals to other layers.</td>
</tr>
<tr>
<td>3</td>
<td>AGND</td>
<td>Ground</td>
<td>Analog Ground. This is the controller ground return. Connect to a quiet ground.</td>
</tr>
<tr>
<td>5</td>
<td>SS</td>
<td>Analog</td>
<td>Soft-Start node. The soft-start capacitor is connected between this pin and AGND. The value of this capacitor determines the startup time.</td>
</tr>
<tr>
<td>6</td>
<td>VFB</td>
<td>Analog</td>
<td>This is the external feedback input pin. A resistor divider connects from the output to AGND. The mid-point of the resistor divider is connected to VFB. A feed-forward capacitor (Cf) and resistor (Rf) are required parallel to the upper feedback resistor (Rf). The output voltage regulation is based on the VFB node voltage equal to 0.600V.</td>
</tr>
<tr>
<td>7</td>
<td>RLLM</td>
<td>Analog</td>
<td>Programmable LLM engage resistor to AGND allows for adjustment of load current at which Light-Load Mode engages. Can be left open for PWM only operation.</td>
</tr>
<tr>
<td>9</td>
<td>EN</td>
<td>Analog</td>
<td>Input Enable. Applying logic high enables the output and initiates a soft-start. Applying logic low disables the output.</td>
</tr>
<tr>
<td>10</td>
<td>POK</td>
<td>Digital</td>
<td>Power OK is an open drain transistor used for power system state indication. POK is logic high when VOUT is within -10% of VOUT nominal.</td>
</tr>
<tr>
<td>11</td>
<td>BGND</td>
<td>Ground</td>
<td>Ground for VDDB. Internally connected to PGND.</td>
</tr>
<tr>
<td>12</td>
<td>SYNC</td>
<td>Analog</td>
<td>Dual function pin providing LLM Enable and External Clock Synchronization (see Application Section). At static Logic HIGH, device will allow automatic engagement of light load mode. At static logic LOW, the device is forced into PWM only. A clocked input to this pin will synchronize the internal switching frequency to the external signal. If this pin is left floating, it will pull to a static logic high, enabling LLM.</td>
</tr>
<tr>
<td>13</td>
<td>VDDB</td>
<td>Analog</td>
<td>Internal regulated voltage used for the internal control circuitry.</td>
</tr>
<tr>
<td>15</td>
<td>BTMP</td>
<td>Ground</td>
<td>Bottom plate ground for PGTE.</td>
</tr>
<tr>
<td>16</td>
<td>PGTE</td>
<td>Analog</td>
<td>PMOS gate.</td>
</tr>
<tr>
<td>17</td>
<td>PGND</td>
<td>Ground</td>
<td>Input/Output power ground. Connect to the ground electrode of the input and output filter capacitors. See VOUT and PVIN pin descriptions for more details.</td>
</tr>
</tbody>
</table>
### PIN NAME | TYPE | FUNCTION
--- | --- | ---
18 | PVIN | Power | Input power supply. Connect to input power supply. Decouple with input capacitor to PGND pin.
19 | VOUT | Power | Regulated converter output. Connect to the load and place output filter capacitor(s) between these pins and PGND pins.

### ABSOLUTE MAXIMUM RATINGS

**CAUTION:** Absolute Maximum ratings are stress ratings only. Functional operation beyond the recommended operating conditions is not implied. Stress beyond the absolute maximum ratings may impair device life. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

**Absolute Maximum Pin Ratings**

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>MIN</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>PVIN, AVIN, VOUT</td>
<td>-0.3</td>
<td>7.0</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>EN, POK, SYNC</td>
<td>-0.3</td>
<td>VIN+0.3</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VFB, SS, RLLM, PGTE, VDDB</td>
<td>-0.3</td>
<td>2.5</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

**Absolute Maximum Thermal Ratings**

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITION</th>
<th>MIN</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum Operating Junction Temperature</td>
<td></td>
<td>+150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td></td>
<td>-65</td>
<td>+150</td>
<td>°C</td>
</tr>
<tr>
<td>Reflow Peak Body Temperature</td>
<td>(10 Sec) MSL3 JEDEC J-STD-020A</td>
<td></td>
<td>+260</td>
<td>°C</td>
</tr>
</tbody>
</table>

**Absolute Maximum ESD Ratings**

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITION</th>
<th>MIN</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>HBM (Human Body Model)</td>
<td></td>
<td>±2000</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>CDM (Charged Device Model)</td>
<td></td>
<td>±500</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

**RECOMMENDED OPERATING CONDITIONS**

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>MIN</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage Range</td>
<td>VI</td>
<td>2.7</td>
<td>6.6</td>
<td>V</td>
</tr>
<tr>
<td>Output Voltage Range</td>
<td>VO</td>
<td>0.75</td>
<td>VI - VDO</td>
<td>V</td>
</tr>
<tr>
<td>Output Current Range</td>
<td>IO</td>
<td>3</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>Operating Junction Temperature</td>
<td>TJ</td>
<td>-40</td>
<td>+125</td>
<td>°C</td>
</tr>
</tbody>
</table>
# THERMAL CHARACTERISTICS

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>TYPICAL</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thermal Shutdown</td>
<td>$T_{SD}$</td>
<td>160</td>
<td>°C</td>
</tr>
<tr>
<td>Thermal Shutdown Hysteresis</td>
<td>$T_{SDH}$</td>
<td>25</td>
<td>°C</td>
</tr>
<tr>
<td>Thermal Resistance: Junction to Ambient (0 LFM)</td>
<td>$\theta_{JA}$</td>
<td>30</td>
<td>°C/W</td>
</tr>
<tr>
<td>Thermal Resistance: Junction to Case (0 LFM)</td>
<td>$\theta_{JC}$</td>
<td>3</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

1. $V_{DO}$ (dropout voltage) is defined as $(I_{LOAD} \times$ Dropout Resistance). Please refer to Electrical Characteristics Table.

2. Based on 2oz. external copper layers and proper thermal design in line with EIJ/JEDEC JESD51-7 standard for high thermal conductivity boards.
## ELECTRICAL CHARACTERISTICS

NOTE: $V_{IN} = PVIN = AVIN = 5V$, Minimum and Maximum values are over operating ambient temperature range unless otherwise noted. Typical values are at $T_A = 25^\circ C$.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Input Voltage</td>
<td>$V_{IN}$</td>
<td>PVIN = AVIN</td>
<td>2.7</td>
<td>6.6</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Under Voltage Lock-Out – $V_{IN}$ Rising</td>
<td>$V_{UVLOR}$</td>
<td>Voltage above which UVLO is not asserted</td>
<td>2</td>
<td>2.3</td>
<td>2.45</td>
<td>V</td>
</tr>
<tr>
<td>Under Voltage Lock-Out – $V_{IN}$ Falling</td>
<td>$V_{UVLOF}$</td>
<td>Voltage below which UVLO is asserted</td>
<td>1.7</td>
<td>2.1</td>
<td>2.3</td>
<td>V</td>
</tr>
<tr>
<td>Under Voltage Lock-Out Hysteresis</td>
<td>$V_{UVLO,HYS}$</td>
<td></td>
<td>200</td>
<td></td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>Shut-Down Supply Current</td>
<td>$I_S$</td>
<td>EN = 0V</td>
<td>40</td>
<td>60</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>AVIN Quiescent Current</td>
<td>$I_{AVIN}$</td>
<td>LLM/SYNC = High $V_{OUT} = 0.75V$</td>
<td>650</td>
<td>900</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>No Load Quiescent Current</td>
<td>$I_{VINQ}$</td>
<td>PVIN and AVIN $V_{OUT} = 1.2V$</td>
<td>40</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Feedback Pin Voltage (3)</td>
<td>$V_{FB}$</td>
<td>$V_{OUT} = 0.75V$ $I_{LOAD} = 0, T_A =25^\circ C$</td>
<td>0.7425</td>
<td>0.75</td>
<td>0.7575</td>
<td>V</td>
</tr>
<tr>
<td>Feedback Pin Voltage (Load, Temp.)</td>
<td>$V_{FB}$</td>
<td>$0A \leq I_{LOAD} \leq 3A$ $-40^\circ C \leq T_J \leq 125^\circ C$</td>
<td>0.739</td>
<td>0.75</td>
<td>0.761</td>
<td>V</td>
</tr>
<tr>
<td>Feedback Pin Voltage (Line, Load, Temp.)</td>
<td>$V_{FB}$</td>
<td>$2.7V \leq V_{IN} \leq 6.6V$ $0A \leq I_{LOAD} \leq 3A$ $-40^\circ C \leq T_J \leq 125^\circ C$</td>
<td>0.735</td>
<td>0.75</td>
<td>0.765</td>
<td>V</td>
</tr>
<tr>
<td>Feedback pin Input Leakage Current (4)</td>
<td>$I_{FB}$</td>
<td>VFB pin input leakage current</td>
<td>-10</td>
<td></td>
<td>10</td>
<td>nA</td>
</tr>
<tr>
<td>$V_{OUT}$ Rise Time Range (4)</td>
<td>$t_{RISE}$</td>
<td>Capacitor programmable</td>
<td>0.8</td>
<td></td>
<td>8</td>
<td>ms</td>
</tr>
<tr>
<td>Soft Start Capacitance Range (4)</td>
<td>$C_{SS,RANGE}$</td>
<td>Recommended $C_{SS}$ range</td>
<td>10</td>
<td></td>
<td>100</td>
<td>nF</td>
</tr>
<tr>
<td>Soft-Start Charging Current</td>
<td>$I_{SS}$</td>
<td></td>
<td>3.5</td>
<td>10</td>
<td>15</td>
<td>µA</td>
</tr>
<tr>
<td>Drop-Out Resistance (4)</td>
<td>$R_{DO}$</td>
<td>Input to output resistance</td>
<td>50</td>
<td>80</td>
<td></td>
<td>mΩ</td>
</tr>
<tr>
<td>Drop-Out Voltage (4)</td>
<td>$V_{DO}$</td>
<td>$I_{OUT} = 3A$</td>
<td>150</td>
<td>240</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>PARAMETER</td>
<td>SYMBOL</td>
<td>TEST CONDITIONS</td>
<td>MIN</td>
<td>TYP</td>
<td>MAX</td>
<td>UNITS</td>
</tr>
<tr>
<td>-------------------------------</td>
<td>---------</td>
<td>----------------------------------</td>
<td>------</td>
<td>------</td>
<td>------</td>
<td>-------</td>
</tr>
<tr>
<td>Continuous Output Current</td>
<td>I(_{\text{OUT}})</td>
<td></td>
<td>0</td>
<td>3</td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>Over Current Trip Level</td>
<td>I(_{\text{OCP}})</td>
<td>(V_{\text{IN}} = 5\text{V}, V_{\text{OUT}} = 1.2\text{V})</td>
<td>4</td>
<td>6.5</td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>Disable Threshold</td>
<td>V(_{\text{DISABLE}})</td>
<td>EN pin logic going low</td>
<td>1.2</td>
<td>1.34</td>
<td>1.48</td>
<td>V</td>
</tr>
<tr>
<td>EN Threshold</td>
<td>V(_{\text{EN}})</td>
<td>EN pin logic going high</td>
<td>1.22</td>
<td>1.36</td>
<td>1.5</td>
<td>V</td>
</tr>
<tr>
<td>EN Pin Input Current</td>
<td>I(_{\text{EN}})</td>
<td>(V_{\text{EN}} = 5\text{V}; EN) pin has ~250k(\Omega) pull down</td>
<td>20</td>
<td>35</td>
<td></td>
<td>(\mu\text{A})</td>
</tr>
<tr>
<td>EN Pull-Down Resistance</td>
<td>R(_{\text{EN_DOWN}})</td>
<td>(V_{\text{EN}} = 5\text{V};) Not a passive resistance</td>
<td>250</td>
<td></td>
<td></td>
<td>k(\Omega)</td>
</tr>
<tr>
<td>Switching Frequency</td>
<td>F(_{\text{SW}})</td>
<td>Free running clock frequency</td>
<td>1.6</td>
<td>1.9</td>
<td>2.2</td>
<td>MHz</td>
</tr>
<tr>
<td>SYNC Input Threshold – Low</td>
<td>V(_{\text{SYNC_LO}})</td>
<td>SYNC Clock Logic Level</td>
<td>0.8</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>SYNC Input Threshold – High ((^5))</td>
<td>V(_{\text{SYNC_HI}})</td>
<td>SYNC Clock Logic Level</td>
<td>1.8</td>
<td>2.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>POK High Threshold</td>
<td>POK(_{\text{HI}})</td>
<td>Percentage of (V_{\text{OUT}}) nominal when POK is asserted high</td>
<td>90</td>
<td></td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>POK Low Voltage</td>
<td>V(_{\text{POKL}})</td>
<td>4mA sink into POK</td>
<td>0.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>POK High Voltage</td>
<td>V(_{\text{POKH}})</td>
<td>(2.7\text{V} \leq V_{\text{IN}} \leq 6.6\text{V})</td>
<td></td>
<td></td>
<td></td>
<td>V(_{\text{IN}})</td>
</tr>
<tr>
<td>POK Pin Leakage Current ((^4))</td>
<td>I(_{\text{POKH}})</td>
<td>POK is high</td>
<td>1</td>
<td></td>
<td></td>
<td>(\mu\text{A})</td>
</tr>
<tr>
<td>LLM Headroom ((^4))</td>
<td></td>
<td>Minimum (V_{\text{IN}} - V_{\text{OUT}})</td>
<td>800</td>
<td></td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>LLM Logic Low (LLM/SYNC PIN)</td>
<td>V(_{\text{LLM_LO}})</td>
<td>LLM Static Logic Level</td>
<td>0.3</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>LLM Logic High (LLM/SYNC PIN)</td>
<td>V(_{\text{LLM_HI}})</td>
<td>LLM Static Logic Level</td>
<td>1.5</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>LLM/SYNC Pin Current</td>
<td></td>
<td>LLM/SYNC Pin is &lt;2.5V</td>
<td>&lt;100</td>
<td></td>
<td></td>
<td>nA</td>
</tr>
</tbody>
</table>

\(^3\) The VFB pin is a sensitive node. Do not touch VFB while the device is in regulation.

\(^4\) Parameter not production tested but is guaranteed by design.

\(^5\) High logic for frequency synchronization with SYNC pin must be below 2.5V.
TYPICAL PERFORMANCE CURVES

Efficiency vs. Output Current

VOUT = 2.5V
VOUT = 1.8V
VOUT = 1.0V
VOUT = 0.75V

CONDITIONS
VIN = 3.3V
EN6338QI

Efficiency vs. Output Current

VOUT = 3.3V
VOUT = 2.5V
VOUT = 1.8V
VOUT = 1.0V
VOUT = 0.75V

CONDITIONS
VIN = 5V
EN6338QI

LLM Efficiency vs. Output Current

VOUT = 2.5V
VOUT = 1.8V
VOUT = 1.0V
VOUT = 0.75V

CONDITIONS
VIN = 3.3V
SYNC = High
RLLM = 75k

LLM Efficiency vs. Output Current

VOUT = 2.5V
VOUT = 1.8V
VOUT = 1.0V
VOUT = 0.75V

CONDITIONS
VIN = 5V
SYNC = High
RLLM = 75k

Output Voltage vs. Output Current

VOUT = 1.0V

CONDITIONS
VOUT = 1.0V

Output Voltage vs. Output Current

VOUT = 1.2V

CONDITIONS
VOUT = 1.2V
TYPICAL PERFORMANCE CURVES (CONTINUED)

Output Voltage vs. Output Current

Conditions:

- $V_{OUT} = 1.5V$
- $V_{OUT} = 1.8V$
- $V_{OUT} = 2.5V$
- $V_{OUT} = 3.3V$

Output Voltage vs. Input Voltage

Conditions:

- Load = 0A
- Load = 1A
**TYPICAL PERFORMANCE CURVES (CONTINUED)**

**Output Voltage vs. Input Voltage**

Condition: Load = 2A

Condition: Load = 3A

**No Thermal Derating**

**EMI Performance (Horizontal Scan)**

Condition: \(V_{IN} = 5.0\text{V}\), \(V_{OUT,NOM} = 1.5\text{V}\), Load = 0.5Ω

CISPR 22 Class B 3m

**EMI Performance (Vertical Scan)**

Condition: \(V_{IN} = 5.0\text{V}\), \(V_{OUT,NOM} = 1.5\text{V}\), Load = 0.5Ω

CISPR 22 Class B 3m
TYPICAL PERFORMANCE CHARACTERISTICS

Output Ripple at 20MHz Bandwidth

- **VOUT 1.0V (AC Coupled)**
- **VOUT 1.8V (AC Coupled)**
- **VOUT 2.5V (AC Coupled)**

**CONDITIONS**
- VIN = 3.3V, IOUT = 0A
- CIN = 2 x 10µF (0805)
- COUT = 2 x 22 µF (0805)

Output Ripple at 20MHz Bandwidth

- **VOUT 1.0V (AC Coupled)**
- **VOUT 1.8V (AC Coupled)**
- **VOUT 2.5V (AC Coupled)**

**CONDITIONS**
- VIN = 3.3V, IOUT = 3A
- CIN = 2 x 10µF (0805)
- COUT = 2 x 22 µF (0805)

Output Ripple at 20MHz Bandwidth

- **VOUT 1.0V (AC Coupled)**
- **VOUT 1.8V (AC Coupled)**
- **VOUT 3.3V (AC Coupled)**

**CONDITIONS**
- VIN = 5V, IOUT = 0A
- CIN = 2 x 22µF (0805)
- COUT = 2 x 47 µF (0805)

Output Ripple at 20MHz Bandwidth

- **VOUT 1.0V (AC Coupled)**
- **VOUT 1.8V (AC Coupled)**
- **VOUT 3.3V (AC Coupled)**

**CONDITIONS**
- VIN = 5V, IOUT = 3A
- CIN = 2 x 10µF (0805)
- COUT = 2 x 22 µF (0805)

LLM Output Ripple at 100mA

- **VOUT (AC Coupled)**

**CONDITIONS**
- VIN = 3.3V
- VOUT = 1V
- IOUT = 100mA
- CIN = 2 x 22µF (0805)
- COUT = 2 x 47 µF (0805)

LLM Output Ripple at 100mA

- **VOUT (AC Coupled)**

**CONDITIONS**
- VIN = 5V
- VOUT = 1V
- IOUT = 100mA
- CIN = 2 x 22µF (0805)
- COUT = 2 x 47 µF (0805)
TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

Enable Power Up/Down

CONDITIONS
VIN = 5.5V, VOUT = 3.3V
NO LOAD, Css = 15nF
CIN = 2 x 22µF (0805)
COUT = 2 x 47 µF (0805)

VOUT (AC Coupled)

LOAD

LLM Load Transient from 0.01 to 3A

CONDITIONS
LLM = ENABLED
VIN = 5V
VOUT = 1V
CIN = 2 x 22µF (0805)
COUT = 2 x 47 µF (0805)

VOUT (AC Coupled)

LOAD

PWM Load Transient from 0 to 3A

CONDITIONS
LLM = DISABLED
VIN = 5V
VOUT = 1V
CIN = 2 x 22µF (0805)
COUT = 2 x 47 µF (0805)

VOUT (AC Coupled)

LOAD
FUNCTIONAL BLOCK DIAGRAM

Figure 4: Functional Block Diagram

FUNCTIONAL DESCRIPTION

Synchronous DC-DC Step-Down PowerSoC

The EN6338QI is a synchronous DC-DC buck regulator with integrated internal MOSFETs. The nominal input voltage range is 2.7V to 6.6V. The output voltage is programmed using an external resistor divider network. The control loop is voltage-mode with a type III compensation network. Much of the compensation circuitry is internal to the device, but a phase-lead capacitor and resistor are required to complete the compensation network. The type III voltage mode architecture with integrated compensation maximizes loop bandwidth without increasing complexity. This architecture is designed to maintain stability with excellent gain and phase margin and improve transient response. The enhanced voltage mode architecture also provides high noise immunity at light load and maintains excellent line and load regulation. Up to 3A of continuous output current
can be drawn from this converter. The 1.9MHz switching frequency allows the use of smaller case size input and output capacitors within a small footprint.

The EN6338QI architecture includes the following features.

Operational Features:
- Automatic Light Load Mode (LLM) or Forced PWM mode selection
- Soft-start circuit allowing controlled startup and shutdown
- Power OK circuit indicating the output voltage is greater than 90% of programmed value

Protection Features:
- Over-current protection from short circuit or excessive load current
- Thermal shutdown with hysteresis to prevent over temperature stress
- Under-voltage lockout protection to prevent under-voltage operation

**Light Load Mode (LLM) Operation**

The EN6338QI uses a proprietary Light Load Mode (LLM) to provide high efficiency at low output currents. When the LLM/SYNC pin is asserted high, the device is in automatic LLM “Detection” mode. When the LLM/SYNC pin is low, the device is forced into PWM mode. In automatic LLM “Detection” mode, when a low output current condition is detected, the device will:

1. Step $V_{OUT}$ up by approximately 1.0% above the nominal operating output voltage setting, $V_{NOM}$ and as low as -0.5% below $V_{NOM}$, and then
2. Shut down unnecessary circuitry, and then
3. Monitor $V_{OUT}$

When $V_{OUT}$ falls below $V_{NOM}$, the device will repeat (1), (2), and (3). The voltage step-up, or pre-positioning, improves transient droop when a load transient causes a transition from LLM mode to PWM mode. If a load transient occurs, causing $V_{OUT}$ to fall below the threshold $V_{MIN}$, the device will exit LLM operation and begin normal PWM operation. Figure 5 demonstrates $V_{OUT}$ behavior during the transition into and out of LLM operation.

![Figure 5: Light Load Mode Operation Illustration](image)
Many multi-mode DCDC converters suffer from a condition that occurs when the load current increases only slowly so that there is no load transient driving $V_{OUT}$ below the $V_{MIN}$ threshold. In this condition, the device would never exit LLM operation. This could adversely affect efficiency and cause unwanted ripple. To prevent this from occurring, the EN6338QI periodically exits LLM mode into PWM mode and measures the load current. If the load current is above the LLM threshold current, the device will remain in PWM mode. If the load current is below the LLM threshold, the device will re-enter LLM operation. There may be a small overshoot or undershoot in $V_{OUT}$ when the device exits and re-enters LLM. The load current at which the device will enter LLM mode is a function of input and output voltage, and the RLLM pin resistor. For PWM only operation, the RLLM pin can be left open. There is a minimum headroom between input and output of 800mV in order to engage into LLM mode.

**Figure 6: LLM to PWM Transition Point with Various RLLM Values**

### Enable Operation

The enable (EN) pin provides a mean to startup or to shutdown the device. When the EN pin is asserted high, the device will undergo a normal soft-start where the output will rise monotonically into regulation. Asserting a logic low on this pin will deactivate the device by initiating a soft-shutdown. The soft-shutdown time is approximately 5 times faster than the soft-start time. The EN pin is internally pulled low by a non-passive resistance of 250kΩ.

### Soft-Start Operation

The soft-start circuitry will reduce inrush current during startup as the regulator charges the output voltage up to nominal level gradually. The output rise time is controlled by the soft-start capacitor, which is placed between the SS pin and the AGND pin. When the part is enabled, the soft-start (SS) current generator charges the SS capacitor in a linear manner. Once the voltage on the SS capacitor reaches 0.75V, the controller selects the internal bandgap voltage as the reference. The voltage across the SS capacitor will continue ramping up until it reaches around 1.36V. The rise time is defined as the time needed by the output voltage to go from zero to the programmed value. The rise time ($t_{RISE}$) is given by the following equation:
t_{\text{RISE}} [\text{ms}] = C_{\text{SS}} [\text{nF}] \times 0.08

With a 15nF soft-start capacitance on the SS pin, the soft-start rise time will be set to 1.2ms. The recommended range for the value of the SS capacitor is between 10nF and 100nF. Note that excessive bulk capacitance on the output can cause an over current event on startup if the soft-start time is too low. Refer to the Compensation and Transient Response section for details on proper bulk capacitance usage.

**POK Operation**

The Power OK (POK) is an open drain signal to indicate if the output voltage is within the specified range. POK is asserted high when the rising output voltage exceeds 90% of the programmed output voltage. An external resistor (10k) should be connected to the input in order to pull POK high. If the nominal output voltage falls below 90%, the POK signal will be asserted low by an internal 4mA pull-down transistor.

**Over-Current Protection (OCP)**

The current limit function is achieved by sensing the peak current flowing through the topside power PFET. When the sensed current exceeds the over current trip point (see Electrical Characteristics Table), both power FETs are turned off for the remainder of the switching cycle. If the over-current condition is removed, the over-current protection circuit will enable normal PWM operation. If the over-current condition persists, the soft start capacitor will gradually discharge causing the output voltage to fall. When the OCP fault is removed, the output voltage will ramp back up to the desired voltage. This cycle can continue indefinitely as long as the over current condition persists. The OCP circuit will disable operation and protect the device from excessive current during operation without compromising the full load capability of the device.

**Thermal Protection**

The thermal shutdown circuit disables the device operation (switching stops) when the junction temperature exceeds 160°C. When the junction temperature drops by approximately 25°C, the converter will re-start with a normal soft-start. By preventing operation at excessive temperatures, the thermal shutdown circuit will protect the device from overstress.

**Input Under-Voltage Lock-Out (UVLO)**

When the device input voltage falls below UVLO, switching is disabled to prevent operation at insufficient voltage levels. During startup, the UVLO circuit ensures that the converter will not start switching until the input voltage is above the specified minimum voltage. Hysteresis and input de-glitch circuits are incorporated in order to ensure high noise immunity and prevent a false trigger in the UVLO voltage region.
APPLICATION INFORMATION

Output Voltage Setting

The EN6338QI output voltage is programmed using a simple resistor divider network (R_A and R_B). Figure 7 shows the resistor divider configuration.

The recommended R_A resistor value is 200kΩ and the feedback voltage is typically 0.75V. Depending on the output voltage (V_OUT), the R_B resistor value may be calculated as shown in Figure 7. Since the accuracy of the output voltage setting is dependent upon the feedback voltage and the external resistors, 1% or better resistors are recommended. The external compensation capacitor (C_A) is also required in parallel with R_A. Depending on input and output voltage, the recommended external compensation values are shown in Table 1.

Table 1: External Compensation Recommendations

<table>
<thead>
<tr>
<th>V_IN</th>
<th>V_OUT</th>
<th>R_B</th>
<th>C_A</th>
<th>R_A</th>
<th>C_OUT (0805)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.7V – 6.6V</td>
<td>0.75V</td>
<td>OPEN</td>
<td>27pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.9V</td>
<td>1MΩ</td>
<td>27pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.0V</td>
<td>604kΩ</td>
<td>22pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.2V</td>
<td>332kΩ</td>
<td>22pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.5V</td>
<td>200kΩ</td>
<td>18pF</td>
<td>200kΩ</td>
<td>2 x 22µF</td>
</tr>
<tr>
<td></td>
<td>1.8V</td>
<td>143kΩ</td>
<td>18pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2.5V</td>
<td>84.5kΩ</td>
<td>15pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3.3V</td>
<td>59kΩ</td>
<td>15pF</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Compensation and Transient Response

The EN6338QI uses an enhanced type III voltage mode control architecture. Most of the compensation is internal, which simplifies the design. In some applications, improved transient performance may be desired with additional output capacitors (C\textsubscript{OUT}). In such an instance, the phase-lead capacitor (C\textsubscript{A}) can be adjusted depending on the total output capacitance. Using Table 1 as the reference for C\textsubscript{A}, if C\textsubscript{OUT} is increased, then the C\textsubscript{A} should also be increased. The relationship is linearly shown below:

\[ \Delta C_{\text{OUT}} \approx +100\mu\text{F} \rightarrow \Delta C_A \approx +10\text{pF} \]

As C\textsubscript{OUT} increases and the C\textsubscript{A} value is adjusted, the device bandwidth will reach its optimization level (at around 1/10\textsuperscript{th} of the switching frequency). As shown in Table 1, the recommended C\textsubscript{A} value is lower for the 5V input than 3.3V input. This is to ensure that the loop bandwidth is not over extended due to the increased gain at the higher input voltage range. The C\textsubscript{A} value may be extrapolated for other input voltages. The limitation for adjusting the compensation is based on diminished return. Further adjustments by increasing C\textsubscript{OUT} and increasing C\textsubscript{A} may not yield better transient response or in some situations cause lower gain and phase margin. Over compensating with excessive output capacitance may also cause the device to trigger current limit on startup due to the energy required to charge the output up to regulation level. Due to such limitations, the recommended maximum output capacitance (C\textsubscript{OUT,MAX}) is 400\mu\text{F} and the recommended maximum phase-lead capacitance (C\textsubscript{A,MAX}) is 68\text{pF}. Note that lower output voltages can accommodate a higher C\textsubscript{A} value.

Input Capacitor Selection

The input of synchronous buck regulators can be very noisy and should be decoupled properly in order to ensure stable operation. In addition, input parasitic line inductance can attribute to higher input voltage ripple. The EN6338QI requires a minimum of 2 x 10\mu\text{F} 0805 or 1 x 22\mu\text{F} 1206 size with sufficient voltage rating. As the distance of the input power source to the input of the EN6338QI is increased, it is recommended to increase input capacitance in order to mitigate the line inductance from the source. Low-ESR ceramic capacitors should be used. The dielectric must be X5R or X7R rated and the size must be at least 0805 (EIA) due to derating. Y5V or equivalent dielectric formulations must not be used as these lose too much capacitance with frequency, temperature and bias voltage. In some applications, lower value capacitors are needed in parallel with the larger capacitors in order to provide high frequency decoupling. Larger electrolytic or tantalum bulk capacitors may be used in conjunction to increase total input capacitance but should not be used solely as a replacement for the ceramic capacitors.

<table>
<thead>
<tr>
<th>DESCRIPTION</th>
<th>MFG</th>
<th>P/N</th>
</tr>
</thead>
<tbody>
<tr>
<td>10\muF ±20%, 10V X5R, 0805</td>
<td>Taiyo Yuden</td>
<td>LMK212BJ106KG-T</td>
</tr>
<tr>
<td></td>
<td>Murata</td>
<td>GRM21BR61A106KE19L</td>
</tr>
<tr>
<td></td>
<td>TDK</td>
<td>C2012X5R1A106M125AB</td>
</tr>
<tr>
<td>22\muF ±20%, 10V X5R, 1206</td>
<td>Taiyo Yuden</td>
<td>LMK316BJ226ML-T</td>
</tr>
<tr>
<td></td>
<td>Murata</td>
<td>GRM31CR61A226ME19L</td>
</tr>
</tbody>
</table>
Output Capacitor Selection

The output ripple of a synchronous buck converter can be attributed to its inductance, switching frequency and output decoupling. The EN6338QI requires a minimum of 2 x 22µF 0805 output capacitors or 1 x 47µF 1206 size. Low ESR ceramic capacitors should be used. The dielectric must be X5R or X7R rated and the size must be at least 0805 (EIA) due to derating. Y5V or equivalent dielectric formulations must not be used as these lose too much capacitance with frequency, temperature and bias voltage.

<table>
<thead>
<tr>
<th>DESCRIPTION</th>
<th>MFG</th>
<th>P/N</th>
</tr>
</thead>
<tbody>
<tr>
<td>22µF ±20%, 10V X5R, 0805</td>
<td>Taiyo Yuden</td>
<td>LMK212BBJ226MG-T</td>
</tr>
<tr>
<td></td>
<td>Murata</td>
<td>GRM21BR61A226ME51</td>
</tr>
<tr>
<td></td>
<td>TDK</td>
<td>C2012X5R1A226M125AB</td>
</tr>
<tr>
<td>47µF ±20%, 10V X5R, 1206</td>
<td>Taiyo Yuden</td>
<td>JMK316BJ476ML-T</td>
</tr>
<tr>
<td></td>
<td>Murata</td>
<td>GRM31CR60J476ME19L</td>
</tr>
<tr>
<td></td>
<td>TDK</td>
<td>C3216X5R1A476M160AB</td>
</tr>
</tbody>
</table>

Output ripple voltage is determined by the aggregate output capacitor impedance. Output impedance, denoted as $Z$, is comprised of effective series resistance (ESR) and effective series inductance (ESL):

$$Z = ESR + ESL$$

The resonant frequency of a ceramic capacitor is inversely proportional to the capacitance. Lower capacitance corresponds to higher resonant frequency. When two capacitors are placed in parallel, the benefit of both are combined. It is beneficial to decouple the output with capacitors of various capacitance and size. Placing them all in parallel reduces the impedance and will hence result in lower output ripple.

$$\frac{1}{Z_{Total}} = \frac{1}{Z_1} + \frac{1}{Z_2} + ... + \frac{1}{Z_n}$$
THERMAL CONSIDERATIONS

Thermal considerations are important elements of power supply design. Whenever there are power losses in a system, the heat that is generated by the power dissipation needs to be taken into account. The Intel Enpirion PowerSoC technology helps alleviate some of those concerns.

The EN6338QI DC-DC converter is packaged in a 3.75mm x 3.75mm x 1.9mm 19-pin LGA package. The LGA package is constructed with copper lead frames that have exposed thermal pads. The exposed thermal pad on the package should be soldered directly on to a copper ground pad on the printed circuit board (PCB) to act as a heat sink. The recommended maximum junction temperature for continuous operation is 125°C. Continuous operation above 125°C may reduce long-term reliability. The device has a thermal overload protection circuit designed to turn off the device at an approximate junction temperature value of 160°C.

The following example and calculations illustrate the thermal performance of the EN6338QI with the following parameters:

\[ V_{IN} = 5V \]
\[ V_{OUT} = 3.3V \]
\[ I_{OUT} = 3A \]

First, calculate the output power.

\[ P_{OUT} = V_{OUT} \times I_{OUT} = 3.3V \times 3A = 9.9W \]

Next, determine the input power based on the efficiency (\( \eta \)) shown in Figure 8.

\[ \eta = \frac{P_{OUT}}{P_{IN}} \]

\[ P_{IN} = \frac{P_{OUT}}{\eta} \]

\[ P_{IN} \approx \frac{9.9W}{0.943} \approx 10.5W \]
The power dissipation ($P_D$) is the power loss in the system and can be calculated by subtracting the output power from the input power.

$$P_D = P_{IN} - P_{OUT} = 10.5W - 9.9W \approx 0.6W$$

With the power dissipation known, the temperature rise in the device may be estimated based on the theta JA value ($\theta_{JA}$). The $\theta_{JA}$ parameter estimates how much the temperature will rise in the device for every watt of power dissipation. The EN6338QI has a $\theta_{JA}$ value of 30°C/W without airflow.

Determine the change in temperature ($\Delta T$) based on $P_D$ and $\theta_{JA}$.

$$\Delta T = P_D \times \theta_{JA} \approx 0.6W \times 30°C/W \approx 18°C$$

The junction temperature ($T_J$) of the device is approximately the ambient temperature ($T_A$) plus the change in temperature. We assume the initial ambient temperature to be 25°C.

$$T_J = T_A + \Delta T \approx 25°C + 18°C \approx 43°C$$

The maximum operating junction temperature ($T_{JMAX}$) of the device is 125°C, so the device can operate at a higher ambient temperature. The maximum ambient temperature ($T_{AMAX}$) allowed can be calculated.

$$T_{AMAX} = T_{JMAX} - P_D \times \theta_{JA} \approx 125°C - 18°C \approx 107°C$$

The maximum ambient temperature the device can reach is 107°C given the input and output conditions. Note that the efficiency will be slightly lower at higher temperatures and this calculation is an estimate.
APPLICATION CIRCUITS

**Figure 9**: Smallest Solution Size Application Circuit for $V_{OUT} = 1.8V$

**Figure 10**: Improved Transient Response Application Circuit for $V_{OUT} = 1.8V$
LAYOUT RECOMMENDATIONS

Figure 11 shows critical components and layer 1 traces of a recommended minimum footprint EN6338QI layout. EN and other small signal pins need to be connected and routed according to specific customer application. Visit the Enpirion Power Solutions website at www.intel.com/enpirion for more information regarding layout. Please refer to this Figure 11 while reading the layout recommendations in this section.

Recommendation 1: The input and output filter capacitors should be placed on the same side of the PCB, and as close to the EN6338QI package as possible. The filter capacitors should be connected to the device with very short and wide traces. Do not use thermal reliefs or spokes when connecting the capacitor pads to the respective nodes. The Voltage and GND traces between the capacitors and the EN6338QI should be as close to each other as possible so that the gap between the two nodes is minimized, even under the capacitors.

Recommendation 2: The system ground plane should be on the 2nd layer (below the surface layer). This ground plane should be continuous and un-interrupted.

Recommendation 3: The ground thermal pad underneath the device must be connected to the system ground plane through as many vias as possible. The drill diameter of the vias should be 0.33mm, and the vias must have at least 1-oz. copper plating on the inside wall, making the finished hole size around 0.2mm to 0.26mm. Do not use thermal reliefs or spokes to connect the vias to the ground plane. This connection provides the path for heat dissipation from the converter. Please see Figure 11.

Recommendation 4: Multiple small vias (the same size as the thermal vias discussed in recommendation 4 should be used to connect ground terminal of the input capacitor and output capacitors to the system ground
plane. Put the vias under the capacitors along the edge of the GND copper closest to the Voltage copper. Please see Figure 11. These vias connect the input/output filter capacitors to the GND plane and help reduce parasitic inductances in the input and output current loops. If the vias cannot be placed under C_{IN} and C_{OUT}, then put them just outside the capacitors along the GND slit separating the two components. Do not use thermal reliefs or spokes to connect these vias to the ground plane.

**Recommendation 5:** AVIN is the power supply for the internal small-signal control circuits. It should be connected to the input voltage at a quiet point. In Figure 11 this connection is made at the input capacitor furthest from the PVIN pin and on the input source side. Avoid connecting AVIN near the PVIN pin even though it is the same node as the input ripple is higher there.

**Recommendation 6:** The V_{OUT} sense point should be connected at the last output filter capacitor furthest from the VOUT pins (near C6). Keep the sense trace as short as possible in order to avoid noise coupling into the control loop.

**Recommendation 7:** Keep R_A, C_A, R_C and R_S close to the VFB pin (see Figure 11). The VFB pin is a high-impedance, sensitive node. Keep the trace to this pin as short as possible. Whenever possible, connect R_S directly to the AGND pin instead of going through the GND plane. The AGND should connect to the PGND at a single point from the AGND pin to the PGND plane on the 2\textsuperscript{nd} layer.
Figure 12: Landing Pattern with Solder Stencil (Top View)

The solder stencil aperture for the package underneath pads shown in Figure 12 and is based on Enpirion power product manufacturing specifications.
PACKAGE DIMENSIONS

Figure 13: EN6338QI Package Dimensions

Packing and Marking Information:
REVISION HISTORY

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Change(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>June, 2018</td>
<td>Initial Release</td>
</tr>
<tr>
<td>B</td>
<td>August, 2018</td>
<td>Removed the typo “Line” in $V_{\text{OUT}}$ Accuracy Spec of Features section on Page 1</td>
</tr>
<tr>
<td>C</td>
<td>November, 2018</td>
<td>• Updated Packaging description from aEASI to LGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated supporting links to Intel.com</td>
</tr>
<tr>
<td>D</td>
<td>April, 2019</td>
<td>• Modified BGND description.</td>
</tr>
<tr>
<td>E</td>
<td>May, 2020</td>
<td>• Updated landing pattern with solder stencil (figure 12)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated NF pads description</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated some typos</td>
</tr>
</tbody>
</table>

WHERE TO GET MORE INFORMATION

For more information about Intel® and Enpirion® PowerSoCs, visit:

www.intel.com/enpirion

© 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS, and STRATIX words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Other marks and brands may be claimed as the property of others. Intel reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

* Other marks and brands may be claimed as the property of others.
WHERE TO GET MORE INFORMATION

For more information about Intel® and Enpirion® PowerSoCs, visit:

www.intel.com/enpirion

© 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS, and STRATIX words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Other marks and brands may be claimed as the property of others. Intel reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

* Other marks and brands may be claimed as the property of others.