MIPS-Based Embedded Processor Device Overview

Features...

- Industry-standard MIPS32™ 4Kc™ 32-bit RISC processor core operating at up to 200 MHz, equivalent to 240 Dhrystone MIPS
  - Memory management unit (MMU) included for real-time operating system (RTOS) support
  - Single-cycle $16 \times 16$ multiply divide unit (MDU)
  - 32-bit MIPS® RISC processor instruction set, user-level compatible with the R3000® and R4000® (32-bit mode)
- Part of the Altera® Excalibur™ embedded processor solutions: system-on-a-programmable-chip (SOPC) architecture (see Figure 1 on page 4) builds upon features of the APEX™ 20KE family of programmable logic devices (PLDs), with up to 1,000,000 gates (see Table 1 on page 2)
- Advanced memory configuration support
  - Harvard cache architecture with separate 4-way set associative 16-Kbyte instruction and 16-Kbyte data caches
  - Internal single-port SRAM up to 256 Kbytes
  - Internal dual-port SRAM up to 128 Kbytes
  - External SDRAM 133-MHz data rate (PC133) interface up to 512 Mbytes
  - External double data rate (DDR) 266-MHz data rate (PC266) interface up to 512 Mbytes
  - External flash memory; 4 devices, each up to 32 Mbytes
- Expansion bus interface (EBI) is compatible with industry-standard flash memory, SRAMs, and peripheral devices
- Advanced bus architecture based on AMBA™ high performance bus (AHB) capable of running at full processor speed
- Embedded programmable on-chip peripherals
  - Flexible interrupt controller
  - Universal asynchronous receiver/transmitter (UART)
  - General-purpose timer
  - Watchdog timer
- PLD configuration/reconfiguration possible via the embedded processor software
- Integrated hardware and software development environment
  - Extended Quartus™ development environment for Excalibur support
  - Altera MegaWizard® Plug-In Manager interface configures the embedded processor, PLD, bus connections, and peripherals
  - C/C++ compiler, source-level debugger, and RTOS support
Features

- Advanced packaging options (see Tables 2 and 3 on page 3)
- 1.8-V supply voltage, but all APEX 20KE I/O standards are supported
  - LVDS
  - SSTL-3
  - GTL+
- Fully configurable memory map
- Extensive embedded system debug facilities
  - SignalTap™ embedded logic analyzer
  - Software debug monitor
  - Enhanced IEEE Std. 1149.1 EJTAG interface to assist software debugging
- Multiple and separate clock domains controlled by software-programmable phased-lock loops (PLLs) for embedded processor, SDRAM, and PLD
- PLL features include
  - ClockLock™ feature reducing clock delay and skew
  - ClockBoost™ feature providing clock multiplication

Table 1. Current MIPS-Based Embedded Processor Device Features

<table>
<thead>
<tr>
<th>Feature</th>
<th>EPXM1</th>
<th>EPXM4</th>
<th>EPXM10</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum system gates</td>
<td>263,000</td>
<td>1,052,000</td>
<td>1,772,000</td>
</tr>
<tr>
<td>Typical gates</td>
<td>100,000</td>
<td>400,000</td>
<td>1,000,000</td>
</tr>
<tr>
<td>LEs</td>
<td>4,160</td>
<td>16,640</td>
<td>38,400</td>
</tr>
<tr>
<td>ESBs</td>
<td>26</td>
<td>104</td>
<td>160</td>
</tr>
<tr>
<td>Maximum RAM bits</td>
<td>53,248</td>
<td>212,992</td>
<td>327,680</td>
</tr>
<tr>
<td>Maximum macrocells</td>
<td>416</td>
<td>1,664</td>
<td>2,560</td>
</tr>
<tr>
<td>Maximum user I/O pins</td>
<td>178</td>
<td>360</td>
<td>521</td>
</tr>
<tr>
<td>Single-port SRAM</td>
<td>32 Kbytes</td>
<td>128 Kbytes</td>
<td>256 Kbytes</td>
</tr>
<tr>
<td>Dual-port SRAM</td>
<td>16 Kbytes</td>
<td>64 Kbytes</td>
<td>128 Kbytes</td>
</tr>
</tbody>
</table>

Note:
(1) These features are preliminary. Contact Altera for up-to-date information.
(2) Single- and dual-port memory sizes are preliminary. Contact Altera for the most up-to-date information.
Table 2. MIPS-Based Embedded Processor FineLine™ BGA & BGA Package Sizes

<table>
<thead>
<tr>
<th>Feature</th>
<th>FineLine BGA</th>
<th>BGA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pitch (mm)</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td>Area (mm²)</td>
<td>529</td>
<td>729</td>
</tr>
<tr>
<td>Length × Width (mm × mm)</td>
<td>23 × 23</td>
<td>27 × 27</td>
</tr>
</tbody>
</table>

Table 3. MIPS-Based Embedded Processor FineLine BGA & BGA Package Options & PLD I/O Counts

<table>
<thead>
<tr>
<th>Device</th>
<th>FineLine BGA</th>
<th>BGA</th>
</tr>
</thead>
<tbody>
<tr>
<td>EPXM1</td>
<td>173</td>
<td>178</td>
</tr>
<tr>
<td>EPXM4</td>
<td>275 (3)</td>
<td>360</td>
</tr>
<tr>
<td>EPXM10</td>
<td>521</td>
<td>365</td>
</tr>
</tbody>
</table>

Notes to tables:
1. Contact Altera for up-to-date information on package availability.
2. I/O counts include dedicated input and clock pins.
3. This device uses a thermally enhanced package, which is taller than the regular package. Consult the Altera Device Package Information Data Sheet for detailed package size information.

This document provides updated information about MIPS-based™ embedded processor devices and should be used together with the APEX 20K Programmable Logic Device Family Data Sheet.
**General Description**

Part of the Altera Excalibur embedded processor PLD solutions, the MIPS-based embedded-processor PLDs combine an unrivalled degree of integration and programmability. The MIPS-based devices are outstanding embedded system development platforms, providing embedded-processor and PLD performance that is leading edge, yet cost efficient.

The MIPS-based family devices are offered in a variety of PLD device densities and memory sizes to fit a wide range of applications and requirements. Their high-performance, yet flexible, embedded architecture is ideal for compute-intensive and high data-bandwidth applications.

Figure 1 shows the structure of the MIPS-based devices. The embedded processor stripe contains the MIPS processor core, peripherals, and memory subsystem. The amount of single- and dual-port memory varies as shown, and as listed in Table 1 on page 2. Figure 2 on page 5 shows the system architecture of the stripe, and its interfaces to the PLD portion of the devices. This architecture allows stripe and PLD to be optimized for performance, enabling maximum integration and system cost reductions.

---

**Figure 1. MIPS-Based Embedded Processor PLD Architecture**
Figure 2. MIPS-Based System Architecture

External Interface Ports

Embedded Processor Stripe

MIPS32 4Kc + Cache + MMU

Interrupt Controller Watchdog Timer SDRAM Controller

SDRAM Flash ROM SRAM

AHB1-2 Bridge Slave Master

AHB1 Slave Master

Slave Port

AHB Slave Port

Port A

Port B

Stripe Interface

User Modules Requiring Direct Access to Large Dual-Port or Single-Port RAMs

PLD Master(s)

User’s Slave Modules in the PLD

PLD Clock Domain(s) | AHB2 Clock Domain | Processor Clock Domain (AHB1) | SDRAM Clock Domain | Bus Control
Two AMBA-compatible AHB buses ensure that MIPS-based embedded processor activity is unaffected by peripheral and memory operation. Three bidirectional AHB bridges enable the peripherals and PLD to exchange data with the ARM-based embedded processor.

The performance of the MIPS-based family is not compromised by the addition of the interfaces to or from the stripe, and is equivalent to an ASIC implementation of an MIPS32 4Kc on a 0.18-µm CMOS process. The 32-bit MIPS RISC processor instruction set is binary-compatible with many other MIPS family members.

MIPS-based embedded processor devices are supported by Altera’s Quartus development system. The Quartus software is a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus software provides NativeLink™ interfaces to other industry-standard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus software from within third-party design tools. Further, the Quartus software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for MIPS-based embedded processor devices.

The MIPS-based embedded processor PLDs have a system architecture (embedded processor bus structure, on-chip memory, and peripherals) that combines the advantages of ASIC integration with the flexibility of PLDs.
MIPS-Based Embedded Processor

Figure 3 shows the MIPS32 4Kc embedded processor block diagram.

Figure 3. MIPS32 4Kc Embedded Processor Block Diagram

The MIPS32 4Kc is a member of the MIPS32 family of processor cores, with Harvard architecture implemented using a five-stage pipeline. Most instructions execute in one clock cycle. The architecture includes four execution units:

- Integer unit (arithmetic logic unit and shifter)
- Multiply divide unit (MDU) that supports multiply accumulate (MAC) instructions
- Branch control
- Processor control: privileged architecture functions and exception model

Independent of PLD configuration, the embedded processor can undertake the following activities:

- Access external boot memory
- Boot and run
- Program/reprogram the PLD without corruption of memory
- Run interactive debugging
- Detect errors and restart/reboot/reprogram the entire system as necessary
Communicate with the external world and receive PLD updates
Run a real-time operating system

PLD Interfaces

The PLD can be configured via the configuration interface or the embedded processor to implement various devices:

- Additional peripherals that connect to the embedded bus as masters, slaves, or both
- Coprocessors sharing the stripe as well as on-chip and off-chip memories
- Standard interface to on-chip dual-port RAM (allowing SRAM to function as a ‘large’ embedded system block (ESB))
- Additional embedded processor interrupt sources and controls

The master/slave/memory ports are synchronous to the separate PLD clock domains that drive them; however, the embedded processor domain and PLD domain can be asynchronous, to allow optimized clock frequencies for each domain. Resynchronization across the domains is handled by the AHB bridges within the stripe.

Both the master port and slave port of the stripe are capable of supporting 32-bit data accesses to the whole 4-Gbyte address range (32-bit address bus).

The PLD can take full advantage of the extensive range of Altera intellectual property (IP) MegaCore® functions, reducing time-to-market and enabling complex SOPC designs.

PLLs

The device PLLs build on the PLL features of the APEX 20KE devices.

Within the PLD, four PLLs are available as in the APEX devices. In addition to the four APEX PLLs, MIPS-based embedded processor PLDs have two ClockBoost PLLs that are frequency-programmable—both at configuration and via the system bus—to provide clocks for the following devices:

- Embedded processor and associated modules
- Memory controller
The additional PLLs and associated routing support the following features:

- A common source for running additional PLLs
- Clock generation for the embedded processor and memory subsystem, allowing a synchronous mode
- LVTTL 2.5-V and 3.3-V clock input
- PLL disabling, which allows the raw input clock to be routed as the main clock source

The memory controller PLL allows users to tune the frequency of the system clock to the speed of the external memory implemented in their systems.

**External Memory Controllers**

The MIPS-based embedded processor PLDs provide two embedded memory controllers that can be accessed by any of the bus masters: one for external SDRAM, and a second for external flash memory or SRAM.

The SDRAM memory controller supports the following commonly-available memory standards, without the addition of any glue logic:

- Single data rate (SDR) 133-MHz data rates
- Double data rate (DDR) 266-MHz data rates

A software-programmable PLL is used within the SDRAM memory controller subsystem to supply the appropriate timings. Users can program the frequency to match the chosen memory components.

A second memory controller supports the interface to system ROM, allowing external flash memory access and reprogramming. In addition, static RAM and simple peripherals can be connected to this interface externally.

**Peripherals**

The following peripherals are connected to the AHB:

- UART
- Timer
- Watchdog timer
- Interrupt controller
The target software development tools offered by Altera are a combination of GNUPro tools and Altera tools. The MIPS-based embedded-processor PLDs are compatible with tools available from third parties for the MIPS32 4Kc processor core.

The Altera development tools include:

- Support from industry-leading tools, including GNU and Wind River. See the Altera web site for details.
- Quartus support
  - C/C++ text editor
  - Software mode to build applications

For details of third-party support, see *Third-Party Tool Support for the Family of ARM-Based Embedded Processor PLDs*.

*Figure 4* shows the Quartus development tool flow.
Altera supplies a variety of embedded software functions to support flash memory programming and PLD configuration.

In addition, Altera provides device drivers for on-chip peripherals, and drivers to support PLD logic peripherals.

MIPS-based embedded processor PLDs are configured at system power-up with data stored in a configuration device or flash memory. The same memory can store application software for the embedded processor. The user can reconfigure the device in-circuit by using the on-chip processor, using configuration data stored anywhere in its memory system. The user can make real-time changes during system operation, which enables innovative reconfigurable computing applications.
Configuration Wizard

The Altera Quartus development environment is enhanced by an Excalibur configuration wizard that allows pre-runtime setup of hardware and software functions. Figure 5 presents a typical set of screen shots from the configuration wizard, showing how users can, for example, select clock frequencies and booting options, and specify peripherals. This information is used to prepare a configuration bitstream that configures the PLD setup registers and on-chip SRAM as part of the configuration bitstream.
Figure 5. Excalibur Configuration Wizard

This page allows you to configure the interface between the 'stripes' and the PLD.

**Bridges**

- Do you want to use the STRIPE-TO-PLD bridge (Master Port)?
- Do you want to use the PLD-TO-STRIPE bridge (Slave Port)?

**Interrupts**

- If you choose to do so, you may also add controller (the 'stripes' access to resources)

**External clock reference**

- Choose from: 18 MHz, 25 MHz, 48 MHz, 50 MHz, 60 MHz, 65 MHz

**AHB1 / AHB2 clock settings**

- Bypass PLL1

**SDRAM clock settings**

- Bypass PLL2

**Serial Programming**

- Choose one: 'Serial', 'USB/RTC', or 'JTAG/Parallel'

**Select programming frequency**

- Choose one: 18.060 MHz, 25 MHz, 48 MHz, 50 MHz, 60 MHz, 65 MHz
Simulation Model

Initial simulation models of the MIPS32 4Kc are compatible with the following simulators:

- Quartus simulator
- Verilog XL simulator
- ModelSim simulator
- Synopsys VSS simulator

Evaluation Board

Altera offers separately an evaluation board compatible with the ARM-based embedded processor PLD, along with high-performance memories, debug interfaces, PCI bus connections, and capability for prototyping physical interfaces. Figure 6 illustrates the Altera evaluation board, showing the provision for board expansion.

Figure 6. MIPS-Based Evaluation Board
Typical Application

Figure 7 shows how the MIPS-based embedded processor and other elements can be integrated on a device. In this example, the MIPS32 4Kc embedded processor device is configured for a voice-over packet gateway application. The elements of the embedded processor stripe, PLD modules, and off-chip peripherals are clearly identified.

Revision History

This document provides updated information as described below.

Version 1.2

This version provides updated information, including:

- Operating speed and other device features
- Minor textual changes
Version 1.1

This version provides updated information, including:

- Revised maximum amount of external SDRAM supported