## Contents

1. Introduction .................................................................................................................. 3

2. Overview........................................................................................................................ 5
   2.1. Intel FPGA PAC N3000 Block Diagram................................................................. 5
   2.2. Overview of Product Features............................................................................... 7
       2.2.1. Intel Arria 10 GT FPGA .............................................................................. 7
       2.2.2. Intel Ethernet Controller XL710-BM2 Network Interface Controller.......... 7
       2.2.3. On-Board Memory .................................................................................... 8
       2.2.4. Software and Firmware ............................................................................. 8
       2.2.5. Power ..................................................................................................... 9
       2.2.6. Network Interface ................................................................................... 10
   2.3. PCIe Overview .................................................................................................... 11
   2.4. Board Management Controller Overview ............................................................ 12
       2.4.1. Field Replaceable Unit Identification (FRUID) EEPROM........................... 13

3. System Compatibility ................................................................................................... 15

4. Mechanical Information ............................................................................................... 16

5. Thermal Specifications ................................................................................................. 19
   5.1. Cooling Requirements ....................................................................................... 21

6. Intel Provided FPGA Image .......................................................................................... 23
   A. References............................................................................................................. 24
   B. Safety and Regulatory Information ........................................................................... 25
      B.1. Regulatory Compliance .................................................................................. 25
   C. Revision History....................................................................................................... 32
1. Introduction

Figure 1. Intel FPGA Programmable Acceleration Card N3000

This data sheet describes the Intel FPGA Programmable Acceleration Card N3000, featuring the Intel® Arria® 10 GT FPGA. This document provides electrical, mechanical, thermal, and other key specifications. This data sheet assists network operators and system integrators to properly deploy this Intel FPGA PAC into their servers. It also documents the FPGA power envelope, connectivity speeds to memory, and network connectivity, so that accelerator function unit (AFU) developers can properly design and test their IP.

The Intel FPGA PAC N3000 is supported by the Intel Acceleration Stack for Intel Xeon® CPU with FPGAs. The Intel Acceleration Stack provides a common developer interface to both application and acceleration function developers and includes drivers, Application Programming Interfaces (APIs) and an FPGA factory image.

For information about using the Intel Acceleration Stack for Intel Xeon CPU with FPGAs, refer to the Intel Acceleration Stack User Guide for Intel FPGA Programmable Acceleration Card N3000.

Note: Contact your Intel field sales representative for documentation for the Intel FPGA PAC N3000.
Intel validates each Intel FPGA PAC N3000 to support large scale deployments requiring FPGA acceleration. This platform is targeted for market-specific acceleration in applications such as:

- Network Function Virtualization (NFV)
- Multi-Access Edge Computing (MEC)
- Video Transcoding
- Cyber Security
- High-Performance Computing
- Finance

**Related Information**

Intel Acceleration Stack User Guide for Intel FPGA Programmable Acceleration Card N3000
2. Overview

This chapter provides an overview of the programmable acceleration card and describes the board architecture and its components.

2.1. Intel FPGA PAC N3000 Block Diagram

The Intel FPGA PAC N3000 supports the following network configurations:
<table>
<thead>
<tr>
<th>Network Configuration</th>
<th>QSFP28 A</th>
<th>QSFP28 B</th>
<th>Intel XL710 #1</th>
<th>Intel XL710 #2</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 x 10GbE</td>
<td>4 x 10GbE</td>
<td>4 x 10GbE</td>
<td>4 x 10GbE</td>
<td>4 x 10GbE</td>
</tr>
<tr>
<td>2 x 2 x 25GbE</td>
<td>2 x 25GbE</td>
<td>2 x 25GbE</td>
<td>2 x 40GbE</td>
<td>2 x 40GbE</td>
</tr>
<tr>
<td>4 x 25GbE</td>
<td>4 x 25GbE</td>
<td>Not Used</td>
<td>2 x 40GbE</td>
<td>2 x 40GbE</td>
</tr>
</tbody>
</table>
2.2. Overview of Product Features

2.2.1. Intel Arria 10 GT FPGA

The Intel Arria 10 FPGAs feature industry-leading programmable logic built on 20 nm process technology that integrates a rich feature set of embedded peripherals, embedded high-speed transceivers, hard memory controllers and IP protocol controllers. Variable-precision digital signal processing (DSP) blocks integrated with hardened floating point (IEEE 754-compliant) arithmetic blocks enable the Intel Arria 10 FPGAs to deliver floating point performance of up to 1.5 TFLOPS. Intel Arria 10 FPGAs have a comprehensive set of power-saving features. Combined, these features allow developers to build a versatile set of acceleration solutions.

Table 1. Intel Arria 10 GT FPGA

<table>
<thead>
<tr>
<th>Device</th>
<th>Logic Elements (LE)</th>
<th>Adaptive Logic Modules (ALMs)</th>
<th>Registers</th>
<th>M20K Memory Blocks</th>
<th>M20K Memory (Mb)</th>
<th>MLAB Memory (Mb)</th>
<th>18 x 19 Multipliers</th>
</tr>
</thead>
<tbody>
<tr>
<td>GT 1150</td>
<td>1,150K</td>
<td>427,200</td>
<td>1,708K</td>
<td>2713</td>
<td>53</td>
<td>12.7</td>
<td>3036</td>
</tr>
</tbody>
</table>

When developing the accelerator function for the Intel FPGA PAC N3000, select the 10AT115S1F45E1SG device.

Related Information

- Intel FPGA Devices
  Detailed information about features of the Intel Arria 10 FPGA family

- Intel Arria 10 Device Data Sheet
  This data sheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Intel Arria 10 devices.

- Intel Arria 10 Device Overview
  This device overview provides information about known device issues affecting Intel Arria 10 GX/GT devices. It also offers design recommendations you should follow when using Intel Arria 10 GX/GT devices.

2.2.2. Intel Ethernet Controller XL710-BM2 Network Interface Controller

The Intel Ethernet Controller XL710-BM2 network interface controller (NIC) provides a hardware compatible interface with Linux drivers for networking software stacks. In addition, the Data Plane Development Toolkit (DPDK) interfaces directly through PCI Express* to the Intel Ethernet Controller XL710-BM2 NIC to provide queues for high performance networking applications. With data traffic traversing the Intel Arria 10 GT to and from the Intel Ethernet Controller XL710-BM2 NIC, you can use the Intel Arria 10 GT to perform ingress packet policing and ingress queuing, packet manipulation and addition of user defined packet tags. Similarly, the Intel Arria 10 GT can perform egress traffic shaping, queuing, and packet manipulation.

Since the XL710-BM2 NIC is not directly connected to the Ethernet interface, some traditional NIC card functionality is not supported:
• Power Management functions such as Wake on LAN (WoL)
• Dynamic Port Speed (1, 10, 25 GbE)
• NC-SI and NIC SMBus access
• Preboot Execution Environment (PXE)

The XL710-BM2 only works with Intel FPGA PAC N3000 specific firmware and best known non-volatile memory (NVM) images as defined in the Intel Acceleration Stack User Guide for Intel FPGA Programmable Acceleration Card N3000.

Related Information
• Intel XL710-BM2 Device Information
• Intel Acceleration Stack User Guide for Intel FPGA Programmable Acceleration Card N3000

2.2.3. On-Board Memory

• 8 gigabyte (GB) DDR4 memory
  — 2133 Mbps
  — Two 4 GB DDR4 memory banks, part number: MT40A512M16JY-083E:B
  — Physical Interface Data Width: The Intel Arria 10 GT FPGA connects to each 4 GB memory bank with a Ping Pong PHY interface. The Ping Pong PHY interface functions as two separate 32 bit interfaces per memory bank. The Ping Pong PHY IP allows two Avalon® memory mapped interfaces to share address/command buses using time division multiplexing.
• 1 GB DDR4 memory, part number: MT40A512M16JY-083E:B
  — 2133 Mbps
  — Width: 16 bits
• One 144 megabit (Mb) QDR-IV memory, part number: CY7C4122KV13-106FCXC
  — 1066 MHz
  — 8M × 18
• Two 1 Gbit flash, part number: MT25QU01GBBB8E12-0SIT

2.2.4. Software and Firmware

• Intel Acceleration Stack for Intel Xeon CPU with FPGAs
• Intel Ethernet Controller XL710-BM2 NIC firmware for data rate configuration
• Intel MAX® 10 Board Management Controller Nios® II firmware
• Supports Data Plane Development Kit (DPDK)

Related Information
Data Plane Development Kit
2.2.5. Power

The Intel FPGA PAC N3000 source power must be provided from both the 12 V PCIe slot and the 12 V Auxiliary 2×3 power connector. The Intel FPGA PAC does not power up if either power source is disconnected. The PCIe specifications define the 12 V Auxiliary power connector pin assignment.

The Intel FPGA PAC N3000 follows PCIe standards for 150 W add-in cards where maximum current from the 12 V slot power source is 5.5 A (max) and the 12 V Auxiliary connector is 6.25 A (max). As a developer or solution provider, you must design and operate the FPGA workload within these power guides. If the FPGA workload exceeds the limits provided by the server vendor, server safeguards may shut down the Intel FPGA PAC N3000. Your FPGA workload must operate within the thermal specifications defined in this data sheet. The Intel FPGA PAC N3000 is equipped with thermal protection circuitry that will turn off board power if the FPGA junction temperature reaches 100 °C.

Note: The Intel FPGA PAC N3000 does not support Wake-On LAN (WOL).

The figure below shows the pin-out for the PCIe 150W-ATX power connector.

Figure 3. Auxiliary Power Connector

Figure 4. Auxiliary Power Connector Pin-out Table

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>+12 V</td>
</tr>
<tr>
<td>2</td>
<td>+12 V</td>
</tr>
<tr>
<td>3</td>
<td>+12 V</td>
</tr>
<tr>
<td>4</td>
<td>Ground</td>
</tr>
<tr>
<td>5</td>
<td>Sense</td>
</tr>
<tr>
<td>6</td>
<td>Ground</td>
</tr>
</tbody>
</table>
2.2.6. Network Interface

The Intel FPGA PAC N3000 has two Quad Small Form-Factor Pluggable (QSFP) 28 cages on the faceplate panel. The supported network interfaces are based on the board ordering part number (OPN). There are two OPNs for the board. One OPN supports 10GbE and the other supports 25GbE.

25GbE network configurations:
• 2 x 25 GbE per QSFP28
• 4 X 25 GbE on QSFP A, QSFP B is disabled
• Programmable Forward Error Correction (FEC) including Reed-Solomon Forward Error Correction (RS-FEC), BASE-R FEC (also known as Firecode) and no FEC

Note: Support is provided for IEEE 802.3 clause 108 and clause 74. Clause 91 is not supported.
• Supports 25GBASE-CR and 25GBASE-SR

10GbE network configurations:
• 4 x 10GbE per QSFP+
• Supports 10GBASE-CR and 10GBASE-R
• Ethernet functionality for both 10 GbE and 25 GbE network configurations:
  — User configurable pause flow frame generation
  — User configurable maximum packet size up to 9600 bytes
  — Auto negotiation is not implemented in Intel provided FPGA image

The Intel FPGA PAC N3000 supports Short Reach (SR) optical transceivers and Direct Attached Copper (DAC) cables up to 3m in length. The tables below list Ethernet cables, QSFP modules and Ethernet switches known to work with the Intel FPGA PAC N3000.

Table 2. QSFP Support for the Intel FPGA PAC N3000 using 10GbE Network Configuration

<table>
<thead>
<tr>
<th>Modules</th>
<th>Model Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel Ethernet QSFP 1-meter direct attach cable (DAC) twin axial cables</td>
<td>XLDACBL1</td>
</tr>
<tr>
<td>Intel Ethernet QSFP 3-meter direct attach cable (DAC) twin axial cables</td>
<td>XLDACBL3</td>
</tr>
<tr>
<td>Intel Ethernet QSFP short reach (SR) optic module</td>
<td>E40GQSFP5R</td>
</tr>
<tr>
<td>Intel Ethernet QSFP 1-meter Passive Breakout Cable</td>
<td>X4DACBL1</td>
</tr>
<tr>
<td>Intel Ethernet QSFP 3-meter Passive Breakout Cable</td>
<td>X4DACBL3</td>
</tr>
</tbody>
</table>
### 2. Overview

#### 2.2.6.1. Intel Ethernet Connection C827 Retimer

All network interfaces pass through the Intel Ethernet Connection C827 Retimer device. This device provides tightly controlled network timing performance for Ethernet. The Intel Ethernet Connection C827 Retimer also provides forward error correction (FEC) functionality to support 25GBASE-R.

The Intel Arria 10 FPGA image configures the Intel Ethernet Connection C827 Retimer device.

#### 2.3. PCIe Overview

The communication link between the Intel FPGA PAC N3000 and a local host server is through a PCIe Gen3 x16 Edge Connector. The card contains a PEX8747 PCIe switch with one upstream port (x16) on the edge connector, and four downstream ports (all x8) connected to Intel Arria 10 FPGA (two x8 ports) and one x8 port per Intel Ethernet Controller XL710 device.

The Intel FPGA PAC N3000 supports PCIe* Gen3 speed. The PEX8747 PCIe switch links between Intel Arria10 and XL710 run at Gen3 speed, whereas the upstream port on the edge connector runs the highest speed supported by the host up to Gen3 speed.

The PCIe edge connector SMBus is connected to the Intel MAX 10 BMC.

---

**Table 3. QSFP28 Support for the Intel FPGA PAC N3000 using 25GbE Network Configuration**

<table>
<thead>
<tr>
<th>Module</th>
<th>Manufacturer</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>QSFP28 Loopback Adapter Module, 100 Gb Ethernet, copper</td>
<td>Amphenol</td>
<td>SF-100GLB3.5W-0DB</td>
</tr>
<tr>
<td>100GBASE-SR4 QSFP28 850nm 100m DOM Transceiver Module</td>
<td>FS.com</td>
<td>QSFP28-SR4-100G</td>
</tr>
<tr>
<td>12-Fibers MTP/MPO Female Type 1 OM4 50/125 Multimode Fiber Loopback Module</td>
<td>FS.com</td>
<td>LPM-OM4-12MTP</td>
</tr>
<tr>
<td>QSFP28-to-2xQSFP28 25 GbE copper breakout cable</td>
<td>Mellanox</td>
<td>MCP7H00-G01AR (1.5m) MCP7H00-G02AR (2.5m)</td>
</tr>
<tr>
<td>5m (16ft) MTP Female 12 Fibers Type B Plenum (OFNP) OM4 (OM3) 50/125 Multimode Elite Trunk Cable</td>
<td>FS.com</td>
<td>68023</td>
</tr>
<tr>
<td>Ethernet Switch</td>
<td>Cisco</td>
<td>N9K-93180YC-FX</td>
</tr>
<tr>
<td>Ethernet Switch</td>
<td>Mellanox</td>
<td>MSN2410-CB2R</td>
</tr>
</tbody>
</table>
### 2.4. Board Management Controller Overview

The Intel FPGA PAC N3000 contains an Intel MAX 10 Board Management Controller (BMC). This BMC is responsible for controlling, monitoring and giving low-level access to board features. The Intel MAX 10 BMC interfaces with on-board sensors, the FPGA and the flash, and controls power-on/power-off sequences, FPGA configuration and telemetry data polling. The BMC communicates with the server system controller using either Platform Level Data Model (PLDM) version 1.1.1 protocol or I²C via the PCIe SMBus.

An external Quad SPI flash stores the BMC firmware and the BMC firmware for the Nios II is field upgradeable over the PCIe using the remote system update feature. Only Intel provided BMC firmware is permitted.

### BMC Features

- Supports FPGA configuration and reconfiguration.
- Monitors telemetry data for board temperature, voltage, and current.
- Reports telemetry data to host BMC via Platform Level Data Model (PLDM) over Management Component Transport Protocol (MCTP) SMBus.
- Provides protective action when temperature and auxiliary power readings are outside of critical thresholds.
- Provides power up/down sequencing and fault detection with automatic shut-down protection.
- Interfaces with sensors, FPGA, flash, and QSFPs.

### Sensor Monitoring Features

The Intel FPGA PAC N3000 incorporates sensor monitoring that allow the host server to read telemetry data such as voltage, current, power, and temperature information from various components on the board. The host system controller accesses these sensors using either PLDM over MCTP or I²C via the PCIe SMBus.

<table>
<thead>
<tr>
<th>PCIe Device Description</th>
<th>PCIe Vendor ID (VID)</th>
<th>PCIe Device ID (DID)</th>
<th>PCIe Sub-Vendor ID (SVID)</th>
<th>PCIe Sub-Device ID (SDID)</th>
<th>Class</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel Arria 10 FPGA PCIe Management Interface</td>
<td>0x8086</td>
<td>0x0B30</td>
<td></td>
<td>0x1200</td>
<td></td>
</tr>
<tr>
<td>Intel Arria 10 FPGA Secondary PCIe Interface</td>
<td></td>
<td>0x0B32</td>
<td>0x8086</td>
<td>0000</td>
<td>0x1200</td>
</tr>
<tr>
<td>XL710 Ethernet NIC (10G)</td>
<td></td>
<td>0x0CF8</td>
<td></td>
<td>0x0200</td>
<td></td>
</tr>
<tr>
<td>XL710 Ethernet NIC (25G)</td>
<td></td>
<td>0x0D58</td>
<td></td>
<td>0x0200</td>
<td></td>
</tr>
</tbody>
</table>
### Table 4. Platform Descriptor Records (PDR) Sensor Names and Record Handles

<table>
<thead>
<tr>
<th>Sensor Name</th>
<th>PLDM</th>
<th>PDR Record Handle</th>
<th>Thresholds in PDR</th>
<th>Supports Threshold changes via PLDM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Board Power</td>
<td></td>
<td>1</td>
<td>0</td>
<td>NO</td>
</tr>
<tr>
<td>12 V Backplane Current</td>
<td></td>
<td>2</td>
<td>0</td>
<td>NO</td>
</tr>
<tr>
<td>12 V Backplane Voltage</td>
<td></td>
<td>3</td>
<td>0</td>
<td>NO</td>
</tr>
<tr>
<td>1.2 V Voltage</td>
<td></td>
<td>4</td>
<td>0</td>
<td>NO</td>
</tr>
<tr>
<td>1.8 V Voltage</td>
<td></td>
<td>6</td>
<td>0</td>
<td>NO</td>
</tr>
<tr>
<td>3.3 V Voltage</td>
<td></td>
<td>8</td>
<td>0</td>
<td>NO</td>
</tr>
<tr>
<td>FPGA Core Voltage</td>
<td></td>
<td>10</td>
<td>0</td>
<td>NO</td>
</tr>
<tr>
<td>FPGA Core Current</td>
<td></td>
<td>11</td>
<td>0</td>
<td>NO</td>
</tr>
<tr>
<td>FPGA Core Temperature</td>
<td></td>
<td>12</td>
<td>Upper Warning: 90 Upper Fatal: 100</td>
<td>YES</td>
</tr>
<tr>
<td>Board Temperature</td>
<td></td>
<td>13</td>
<td>Upper Warning: 75 Upper Fatal: 85</td>
<td>YES</td>
</tr>
<tr>
<td>QSFP0 Voltage</td>
<td></td>
<td>14</td>
<td>0</td>
<td>NO</td>
</tr>
<tr>
<td>QSFP0 Temperature</td>
<td></td>
<td>15</td>
<td>Upper Warning: 80 Upper Fatal: 90</td>
<td>YES</td>
</tr>
<tr>
<td>12 V AUX Current</td>
<td></td>
<td>24</td>
<td>0</td>
<td>NO</td>
</tr>
<tr>
<td>12 V AUX Voltage</td>
<td></td>
<td>25</td>
<td>0</td>
<td>NO</td>
</tr>
<tr>
<td>QSFP1 Voltage</td>
<td></td>
<td>37</td>
<td>0</td>
<td>NO</td>
</tr>
<tr>
<td>QSFP1 Temperature</td>
<td></td>
<td>38</td>
<td>Upper Warning: 80 Upper Fatal: 90</td>
<td>YES</td>
</tr>
<tr>
<td>PKVL A Core Temperature</td>
<td></td>
<td>44</td>
<td>0</td>
<td>NO</td>
</tr>
<tr>
<td>PKVL A Serdes Temperature</td>
<td></td>
<td>45</td>
<td>0</td>
<td>NO</td>
</tr>
<tr>
<td>PKVL B Core Temperature</td>
<td></td>
<td>46</td>
<td>0</td>
<td>NO</td>
</tr>
<tr>
<td>PKVL B Serdes Temperature</td>
<td></td>
<td>47</td>
<td>0</td>
<td>NO</td>
</tr>
</tbody>
</table>

Refer to Board Monitoring through I2C SMBus section of the Intel FPGA PAC N3000 BMC User Guide for information on telemetry data register map.

The BMC shuts down power to the board under the following conditions:
- 12 V Auxiliary or 12 V backplane supply voltage is below 10.46 V
- FPGA core temperature reaches 100 °C
- Board temperature reaches 85 °C

#### 2.4.1. Field Replaceable Unit Identification (FRUID) EEPROM

A Field Replaceable Unit Identification (FRUID) EEPROM (Microchip 24AA024-I/SN) located at default SMBUS address 0xA0 is connected to the SMBUS of the PCIe* interface. This FRUID EEPROM is powered by the host server’s PCIe 3.3 V Auxiliary power provided at the PCIe slot connector. This allows the FRUID EEPROM to be readable even when 12 V power to the slot is not provided by the host server.

This FRUID contains board specific information that identify the card installed into the PCIe slot. The FRUID contains the following information:
• Board Manufacturer
• Board Model Number
• Board Serial Number
• Location of Manufacturer
• Date of Manufacture

Related Information
Intel FPGA Programmable Acceleration Card N3000 Board Management Controller User Guide
3. System Compatibility

This chapter provides information about the supported Linux distribution and kernel combination.

Table 5. Operating System Compatibility

<table>
<thead>
<tr>
<th>Distribution Version</th>
<th>Kernel</th>
</tr>
</thead>
<tbody>
<tr>
<td>Red Hat* Enterprise Linux* (RHEL) version 7.6</td>
<td>Kernel 3.10</td>
</tr>
<tr>
<td>CentOS Linux version 7.6</td>
<td>Kernel 3.10 and 4.19</td>
</tr>
</tbody>
</table>

OEM partners validate server platforms. Solution providers must verify if the server and Intel FPGA PAC N3000 meets application requirements.

Related Information
Intel FPGA PAC N3000 Ordering Information
4. Mechanical Information

**Intel FPGA PAC N3000 Dimensions**

- Standard height, half length PCIe card
- Maximum component height: 14.47 mm
- PCIe x16 mechanical

*Note:* All dimensions are in mm.

**Figure 5.** Intel FPGA PAC N3000 Dimensions
Intel FPGA PAC N3000 Port and LED Information

Figure 6. Intel FPGA PAC N3000 Port Information

Table 6. OPN Information

<table>
<thead>
<tr>
<th>OPN</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BD-NFV-N3000-1</td>
<td>Production 10 GbE</td>
</tr>
<tr>
<td>BD-NVW-N3000-2</td>
<td>Production 25 GbE</td>
</tr>
</tbody>
</table>
### Intel FPGA PAC N3000 LEDs

#### Table 7. LED Behavior

<table>
<thead>
<tr>
<th>LED Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Connectivity LED</td>
<td>Yellow means link is up with link speed of 10G.</td>
</tr>
<tr>
<td></td>
<td>Green means link is up with link speed of 25G.</td>
</tr>
<tr>
<td></td>
<td>Off means link is down.</td>
</tr>
<tr>
<td>Activity LED</td>
<td>Green blinking at 1 Hz means link activity present.</td>
</tr>
<tr>
<td></td>
<td>Off means link is down or no activity.</td>
</tr>
<tr>
<td>All LEDs blinking yellow</td>
<td>Issue with power. Check card insertion in PCIe card slot, PCIe edge connector 12 V and auxiliary 12 V power.</td>
</tr>
</tbody>
</table>
5. Thermal Specifications

The high performance devices installed on the Intel FPGA PAC N3000 require server based forced air cooling to maintain proper operating temperature. This section provides air flow requirements for the Intel FPGA PAC N3000. Sufficient air flow keeps the Intel Arria 10 GT FPGA junction temperature below 95 °C. Each data point corresponds to minimum airflow (Y-axis) through the card for a corresponding card inlet temperature (X-axis).

Figure 7. Air Flow Pattern

![Air Flow Pattern Diagram]

Table 8. Thermal Terms and Descriptions

<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cubic Feet per Minute (CFM)</td>
<td>Volumetric airflow rate, in cubic feet per minute, of air passing through the PCIe faceplate of the Intel FPGA PAC N3000.</td>
</tr>
<tr>
<td>$T_j$</td>
<td>FPGA Junction Temperature</td>
</tr>
<tr>
<td>$T_{LA}$</td>
<td>Local Ambient temperature. Temperature of forced air as it enters the Intel FPGA PAC N3000.</td>
</tr>
</tbody>
</table>

*Other names and brands may be claimed as the property of others.*
The Intel FPGA PAC N3000 uses a passive heatsink. The server must provide sufficient forced airflow to keep the FPGA within the following operating conditions:

### Table 9. Power/Thermal Requirements

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel Arria 10 FPGA Thermal Design Power</td>
<td>≤ 69 W</td>
</tr>
<tr>
<td>Intel FPGA PAC N3000 Thermal Design Power</td>
<td>≤ 126 W</td>
</tr>
<tr>
<td>Recommended FPGA Maximum Operating Temperature</td>
<td>95 °C</td>
</tr>
<tr>
<td>FPGA $T_{J\text{-MAX}}$ / Thermal protection shutdown</td>
<td>100 °C</td>
</tr>
<tr>
<td>Maximum $T_{LA}$ (Forward Airflow)</td>
<td>51 °C</td>
</tr>
<tr>
<td>Maximum $T_{LA}$ (Reverse Airflow)</td>
<td>45 °C</td>
</tr>
</tbody>
</table>

**Note:** Intel Arria 10 FPGA TDP cannot be obtained from on-board BMC sensors. Use the Intel Quartus® Prime Power Analyzer to verify compliance with this value for your design.

### Related Information


5.1. Cooling Requirements

**Figure 8.** Forward Flow Cooling Curve

![Forward Flow Cooling Curve](image)

**Table 10.** Local Air Inlet Temperature and Air Flow Values for Forward Cooling

Forward Flow Requirements to maintain FPGA $T_J = 95$ °C

<table>
<thead>
<tr>
<th></th>
<th>FPGA Power &lt; 49 W</th>
<th></th>
<th>FPGA Power &lt; 54 W</th>
<th></th>
<th>FPGA Power &lt; 69 W</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Board Power &lt; 96 W</td>
<td></td>
<td>Board Power &lt; 102 W</td>
<td></td>
<td>Board Power &lt; 126 W (TDP)</td>
</tr>
<tr>
<td>Maximum $T_{LA}$</td>
<td>46</td>
<td>Air Flow (CFM)</td>
<td>8</td>
<td>40.7</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>54.5</td>
<td></td>
<td>12</td>
<td>49.8</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td>62</td>
<td></td>
<td>20</td>
<td>57.9</td>
<td>20</td>
</tr>
<tr>
<td>Maximum $T_{LA}$</td>
<td></td>
<td>Air Flow (CFM)</td>
<td></td>
<td>39.2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>47.8</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>52.3</td>
<td></td>
</tr>
</tbody>
</table>

Intel® FPGA Programmable Acceleration Card N3000 Data Sheet
Figure 9. **Reverse Flow Cooling Curve**

Table 11. **Local Air Inlet Temperature and Air Flow Values for Reverse Cooling**

Reverse Flow Requirements to maintain FPGA $T_j = 95$ °C

<table>
<thead>
<tr>
<th>FPGA Power &lt; 49 W Board Power &lt; 96 W</th>
<th>FPGA Power &lt; 54 W Board Power &lt; 102 W</th>
<th>FPGA Power &lt; 69 W Board Power &lt; 126 W (TDP)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum $T_{LA}$ ($^\circ$C)</td>
<td>Air Flow (CFM)</td>
<td>Maximum $T_{LA}$ ($^\circ$C)</td>
</tr>
<tr>
<td>44.6</td>
<td>8</td>
<td>39.8</td>
</tr>
<tr>
<td>52.6</td>
<td>12</td>
<td>48</td>
</tr>
<tr>
<td>61</td>
<td>20</td>
<td>56</td>
</tr>
</tbody>
</table>

**Note:** $T_{LA}$ values shown in the tables and charts of this section are informational, and may represent conditions outside of the supported operating range.

**Note:** These flow curves are based on numerical analysis and should be used as a starting point for thermal design estimation. Thermal performance of host systems may vary. Therefore, you should perform in-system thermal validation.
6. Intel Provided FPGA Image

The Intel Arria 10 FPGA factory image includes the following Intellectual Property (IP) to support in the development of function accelerators:

- The PCIe IP core
- The Core Cache Interface protocol (CCI-P) fabric
- DDR4 memory interface controller IP
- QDR4 memory interface controller IP
- 10 or 25 GbE physical interface and MACs with pass-through connectivity between Intel Ethernet Connection C827 Retimer and Intel Ethernet Controller XL710-BM2
- FPGA Management Engine (FME)
- Nios core to configure the Intel Ethernet Connection C827 Retimers

Specific features of the factory image are listed in the following document:


The 1024 Mb FPGA flash memory stores two FPGA images. One image is the user image and the other image is a backup factory image. The factory image is only loaded when the user image fails to load from flash to the FPGA.

The Intel FPGA PAC N3000 does not support partial reconfiguration. The FPGA image is a full-device bit stream that is loaded when the system is powered up or after you enter a remote system update command.
A. References

related information

intel arria 10 gx/gt device errata and design recommendations

this errata sheet provides information about known device issues affecting intel arria 10 gx/gt devices. it also offers design recommendations you should follow when using intel arria 10 gx/gt devices.
B. Safety and Regulatory Information

B.1. Regulatory Compliance

Regulatory Model Number: BD-NVV-N3000

United States Federal Communications Commission (FCC) Class A User Information

The Class A Product: Intel FPGA Programmable Acceleration Card N3000 complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

1. This device may not cause harmful interference.
2. This device must accept the interference received, including interference that may cause undesired operation.

Attention: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with other instructions, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his/her own expense.

Caution: If this device is changed or modified without permission from Intel, the user may void his or her authority to operate the equipment.

VCCI Class A Statement

BSMI Class A Statement
Republic of Korea KCC Notice Class A

| A급 기기                      | 이 기기는 업무용(A급)으로 전자파적합등록을 한
| (업무용                          | 기기이오니 관매자 또는 사용자는 이 점을
| 방송통신기기)                      | 주의하시기 바라며, 가정외의 지역에서 사용하는
| CLASS A device                | 것들을 목적으로 합니다.
| (commercial                    | This device has been approved by EMC registration.
| broadcasting and              | Distributors or users pay attention to this point. This device
| communication equipment)       | is usually aimed to be used in other area except at home.

European Community Manufacturer Declaration

Belgium (French)

Par la présente, Intel Corporation déclare que la carte Intel FPGA Programmable Acceleration Card D5005 est conforme aux directives 2014/30/UE, 2014/35/UE et 2011/65/UE.

Att. Corp Quality, Intel Deutschland GmbH, Am Campeon 10-12, Neubiberg, 85579 - Germany

Le texte intégral en anglais de la déclaration européenne de conformité est disponible à l’adresse suivante:

Germany


Att. Corp Quality, Intel Deutschland GmbH,

Am Campeon 10-12, Neubiberg, 85579 - Germany

Die vollständige EU-Konformitätserklärung ist in englischer Sprache unter der folgenden URL einsehbar:
Denmark


Att. Corp Quality, Intel Deutschland GmbH,
Am Campeon 10-12, Neubiberg, 85579 - Germany

Den fulde tekst for EUs overensstemmelseserklæring findes på engelsk på følgende adresse:

Dutch

Intel Corporation verklaart hierbij dat Intel® FPGA Programmable Acceleration Card N3000 for Networking in overeenstemming is met de richtlijnen 2014/30/EU, 2014/35/EU en 2011/65/EU.

Att. Corp Quality, Intel Deutschland GmbH,
Am Campeon 10-12, Neubiberg, 85579 - Germany

De volledige Engelse tekst van de EU-conformiteitsverklaring is hier beschikbaar:

Spain

Por la presente, Intel Corporation declara que Intel® FPGA Programmable Acceleration Card N3000 for Networking cumple las directivas 2014/30/UE, 2014/35/UE y 2011/65/UE.

Att. Corp Quality, Intel Deutschland GmbH,
Am Campeon 10-12, Neubiberg, 85579 - Germany

El texto completo (en inglés) de la declaración de conformidad de la UE está disponible en la siguiente URL:

Finland


Att. Corp Quality, Intel Deutschland GmbH,
Am Campeon 10-12, Neubiberg, 85579 - Germany
EU-vaatimustenmukaisuusvakuutuksen koko englanninkielinen teksti on saatavilla osoitteessa:

France

Par la présente, Intel Corporation déclare que la carte Intel® FPGA Programmable Acceleration Card N3000 for Networking est conforme aux directives 2014/30/UE, 2014/35/UE et 2011/65/UE.

Att. Corp Quality, Intel Deutschland GmbH,
Am Campeon 10-12, Neubiberg, 85579 - Germany

Le texte intégral en anglais de la déclaration européenne de conformité est disponible à l’adresse suivante :

United Kingdom

Hereby, Intel Corporation declares that the Intel® FPGA Programmable Acceleration Card N3000 for Networking is in compliance with Directives 2014/30/EU, 2014/35/EU and 2011/65/EU.

Att. Corp Quality, Intel Deutschland GmbH,
Am Campeon 10-12, Neubiberg, 85579 - Germany

The full text of the EU declaration of conformity is available at the following URL:

Ireland

Hereby, Intel Corporation declares that the Intel® FPGA Programmable Acceleration Card N3000 for Networking is in compliance with Directives 2014/30/EU, 2014/35/EU and 2011/65/EU.

Att. Corp Quality, Intel Deutschland GmbH,
Am Campeon 10-12, Neubiberg, 85579 - Germany

The full text of the EU declaration of conformity is available at the following URL:

Italy

Con il presente documento, Intel Corporation dichiara che la scheda di accelerazione Intel® FPGA Programmable Acceleration Card N3000 for Networking è conforme alle direttive 2014/30/EU, 2014/35/EU e 2011/65/EU.

Att. Corp Quality, Intel Deutschland GmbH,
End-of-Life/ Product Recycling

Product recycling and end-of-life take-back systems and requirements vary by country.

Contact the retailer or distributor of this product for information about product recycling and/or take-back.

Canada EMC Compliance Statement

This Class A digital apparatus complies with Canadian ICES-003.

Cet appareil numérique de la classe A est conforme à la norme NMB-003 du Canada.

Regulatory Markings
B. Safety and Regulatory Information

R-R-CPU-BD-NVV-N3000

CAN ICES-3 (A)/NMB-3(A)
### Hazardous Substances Table

<table>
<thead>
<tr>
<th>Component Name</th>
<th>Hazardous Substance</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Pb</td>
</tr>
<tr>
<td>金属部件</td>
<td>O</td>
</tr>
<tr>
<td>印刷电路板组件 (PBA)</td>
<td>X</td>
</tr>
</tbody>
</table>

〇：表示该有毒有害物质在该部件所有均质材料中的含量均在 GB/T 26572 标准规定的限量要求以下。
〇：Indicates that this hazardous substance contained in all homogeneous materials of such component is within the limits specified in GB/T 26572.
X：表示该有毒有害物质至少在该部件的某一均质材料中的含量超出 GB/T 26572 标准规定的限量要求。
X：Indicates that the content of such hazardous substance in at least a homogeneous material of such component exceeds the limits specified in GB/T 26572.

对销售之日的销售产品，本表显示我公司供应链的电子信息产品可能包含这些物质。注意：在销售产品中可能会也可能不会含有所有列出的部件。
This table shows where these substances may be found in the supply chain of our electronic information products, as of the date of sale of the enclosed product. Note that some of the component types listed above may or may not be a part of the enclosed product.

除另有特别的标注，此标记为针对所涉产品的环保使用期限标志，某些可更换的零部件可能会有一个不同的环保使用期限（例如, 电池单元模块）。
此环保使用期限只适用于产品在产品手册中所规定的条件下工作。
## C. Revision History

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2019.11.25</td>
<td>Initial Production Release.</td>
</tr>
</tbody>
</table>