



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U0F2	DQS for X8	DQS for X16	HMC Pin Assignment for DQS/ADDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0	
0		REFCLK1n					N8									
0		REFCLK1p					P8									
0		GXB TX 15n					D1									
0		GXB TX 15p					D2									
0		GXB RX 15p GXB REFCLK 15p					F2									
0		GXB RX 15n GXB REFCLK 15n					F1									
0		GXB TX 14n					H1									
0		GXB TX 14p					H2									
0		GXB RX 14p GXB REFCLK 14p					K2									
0		GXB RX 14n GXB REFCLK 14n					K1									
0		GXB TX 13n					M1									
0		GXB TX 13p					M2									
0		GXB RX 13n GXB REFCLK 13n					Q2									
0		GXB RX 13n GXB REFCLK 13n					Q1									
0		GXB TX 12n					T1									
0		GXB RX 12p GXB REFCLK 12p					V2									
0		GXB RX 12n GXB REFCLK 12n					V1									
0		GXB TX 12p					V1									
0		GXB TX 11p					V2									
0		GXB RX 11p GXB REFCLK 11p					AB2									
0		GXB RX 11n GXB REFCLK 11n					AB1									
0		GXB TX 10p					AD1									
0		GXB TX 10p					AD2									
0		GXB RX 10p GXB REFCLK 10p					AF2									
0		GXB RX 10n GXB REFCLK 10n					AF1									
0		REFCLK0n					V5									
0		REFCLK0p					V5									
0		TDO		TDO			Y9									
0		ASD0		DATA4			AA6									
0		TMS		TMS			AC7									
0		AS_DATA3		DATA3			AB6									
0		TCX		TCX			AB5									
0		AS_DATA2		DATA2			AC5									
0		TDI		TDI			W10									
0		AS_DATA1		DATA1			AC6									
0		DCLK		DCLK			AA8									
0		AS_DATA0 ASD0		DATA0			AD7									
0	VREFBIAND	ID		DATA5	DIFFIO_RX_B1n	DIFFOUT_B1n	V8	DQ1B								
0	VREFBIAND	ID		DATA5	DIFFIO_TX_B2n	DIFFOUT_B2n	V4									
0	VREFBIAND	ID		DATA7	DIFFIO_RX_B1p	DIFFOUT_B1p	WB	DQ1B								
0	VREFBIAND	ID		DATA7	DIFFIO_TX_B2p	DIFFOUT_B2p	V9	DQ1B								
0	VREFBIAND	ID		DATA10	DIFFIO_RX_B3n	DIFFOUT_B3n	T8	DQS0B								
0	VREFBIAND	ID		DATA9	DIFFIO_TX_B4n	DIFFOUT_B4n	AB4	DQ1B								
0	VREFBIAND	ID		DATA12	DIFFIO_RX_B5n	DIFFOUT_B5n	V5	DQS0B								
0	VREFBIAND	ID		DATA11	DIFFIO_TX_B4p	DIFFOUT_B4p	AA4									
0	VREFBIAND	ID		DATA14	DIFFIO_RX_B5n	DIFFOUT_B5n	V10	DQ1B								
0	VREFBIAND	ID		DATA13	DIFFIO_TX_B6n	DIFFOUT_B6n	AD4									
0	VREFBIAND	ID		CLKUSR	DIFFIO_RX_B5p	DIFFOUT_B5p	U10	DQ1B								
0	VREFBIAND	ID		DATA15	DIFFIO_TX_B6p	DIFFOUT_B6p	AC4	DQ1B								
0	VREFBIAND	ID		PR_DONE	DIFFIO_RX_B7n	DIFFOUT_B7n	AA11									
0	VREFBIAND	ID		PR_READY	DIFFIO_TX_B8n	DIFFOUT_B8n	AE6	DQ1B								
0	VREFBIAND	ID		PR_ERROR	DIFFIO_RX_B7p	DIFFOUT_B7p	V11									
0	VREFBIAND	ID			DIFFIO_TX_B8p	DIFFOUT_B8p	AD5	DQ1B								
0	VREFBIAND	ID			DIFFIO_TX_B8n	DIFFOUT_B8n	AF4		GND		GND					
0	VREFBIAND	ID			DIFFIO_RX_B10n	DIFFOUT_B10n	AE9	DQ2B		B.A.15						
0	VREFBIAND	ID			DIFFIO_TX_B9p	DIFFOUT_B9p	AE4	DQ2B		B.VREF						
0	VREFBIAND	ID			DIFFIO_RX_B10p	DIFFOUT_B10p	AD10	DQ2B		B.A.14						
0	VREFBIAND	ID			DIFFIO_RX_B11n	DIFFOUT_B11n	U11	DQS0B		B.CS#1		B.CS#1				
0	VREFBIAND	ID			DIFFIO_TX_B12n	DIFFOUT_B12n	HE8	DQ2B		B.A.13						
0	VREFBIAND	ID			DIFFIO_RX_B11p	DIFFOUT_B11p	T11	DQS0B		B.CS#0		B.CS#0				
0	VREFBIAND	ID			DIFFIO_TX_B12p	DIFFOUT_B12p	AE7			B.A.12						
0	VREFBIAND	ID			DIFFIO_TX_B13n	DIFFOUT_B13n	AF9	DQ2B		B.A.11						
0	VREFBIAND	ID			DIFFIO_RX_B14n	DIFFOUT_B14n	AE11	DQ2B		B.A.9						
0	VREFBIAND	ID			DIFFIO_TX_B13p	DIFFOUT_B13p	AE8	DQ2B		B.A.10						
0	VREFBIAND	ID			DIFFIO_RX_B14p	DIFFOUT_B14p	AD11	DQ2B		B.A.11						
0	VREFBIAND	ID	CLK0n,FPLL_BL_FBn		DIFFIO_RX_B15n	DIFFOUT_B15n	W11			B.RAS#						
0	VREFBIAND	ID			DIFFIO_TX_B16n	DIFFOUT_B16n	AF6	DQ2B		B.CAS#						
0	VREFBIAND	ID	CLK0p,FPLL_BL_FBp		DIFFIO_RX_B16p	DIFFOUT_B16p	V11			GND		GND				
0	VREFBIAND	ID			DIFFIO_TX_B17n	DIFFOUT_B17n	AG8			B.BA.2						
0	VREFBIAND	ID			DIFFIO_RX_B16p	DIFFOUT_B16p	AF10	DQ3B		B.BA.2						
0	VREFBIAND	ID			DIFFIO_TX_B17p	DIFFOUT_B17p	AF7	DQ3B		B.BA.0						
0	VREFBIAND	ID			DIFFIO_RX_B17n	DIFFOUT_B17n	AF11	DQ3B		B.BA.1						
0	VREFBIAND	ID			DIFFIO_RX_B19n	DIFFOUT_B19n	T12	DQS0B		B.CK#		B.CK#				
0	VREFBIAND	ID			DIFFIO_TX_B20n	DIFFOUT_B20n	AH2	DQ3B		B.A.7		B.CA.7				
0	VREFBIAND	ID			DIFFIO_RX_B19n	DIFFOUT_B19n	T13	DQS0B		B.CK		B.CK				
0	VREFBIAND	ID			DIFFIO_TX_B20p	DIFFOUT_B20p	AH3			B.A.6		B.CA.6				
0	VREFBIAND	ID	FPLL_BL_CLKOUT1,FPLL_BL_CLKOUTn		DIFFIO_TX_B21n	DIFFOUT_B21n	AH4	DQ3B		B.A.3		B.CA.3				
0	VREFBIAND	ID			DIFFIO_RX_B20n	DIFFOUT_B20n	AD12	DQ3B		B.A.4		B.CA.4				
0	VREFBIAND	ID	FPLL_BL_CLKOUT0,FPLL_BL_CLKOUTp,FPLL_BL_FB		DIFFIO_TX_B21p	DIFFOUT_B21p	AG5	DQ3B		B.A.2		B.CA.2				
0	VREFBIAND	ID			DIFFIO_RX_B20p	DIFFOUT_B20p	AE12	DQ3B		B.A.4		B.CA.4				
0	VREFBIAND	ID	CLK1n		DIFFIO_TX_B24n	DIFFOUT_B24n	AH5	DQ3B		B.A.1		B.CA.1				
0	VREFBIAND	ID		CLK1p	DIFFIO_RX_B23p	DIFFOUT_B23p	V12									
0	VREFBIAND	ID			DIFFIO_TX_B24p	DIFFOUT_B24p	AH6	DQ3B		B.A.0		B.CA.0				
0	VREFBIAND	ID	RZ0_0		DIFFIO_TX_B25n	DIFFOUT_B25n	AH7									
0	VREFBIAND	ID			DIFFIO_RX_B26n	DIFFOUT_B26n	AF13	DQ4B		B.DQ.0		B.DQ.0				
0	VREFBIAND	ID			DIFFIO_TX_B26p	DIFFOUT_B26p	AG8	DQ4B		B.DQ.2		B.DQ.2				
0	VREFBIAND	ID			DIFFIO_RX_B26p	DIFFOUT_B26p	AG13	DQ4B		B.DQ.1		B.DQ.1				
0	VREFBIAND	ID			DIFFIO_RX_B27n	DIFFOUT_B27n	U13	DQS0B		B.DQS#0		B.DQS#0				
0	VREFBIAND	ID			DIFFIO_TX_B28n.3	DIFFOUT_B28n.3	AH8	DQ4B		B.DQ.3		B.DQ.3				
0	VREFBIAND	ID			DIFFIO_RX_B27p	DIFFOUT_B27p	U14	DQS0B		B.DQS#0		B.DQS#0				
0	VREFBIAND	ID			DIFFIO_TX_B28n	DIFFOUT_B28n	AG9			B.DQ#0		B.DQ#0				
0	VREFBIAND	ID			DIFFIO_TX_B28n	DIFFOUT_B28n	AH9	DQ4B		B.DQ#1		B.DQ#1				
0	VREFBIAND	ID			DIFFIO_RX_B30n	DIFFOUT_B30n	AE15	DQ4B		B.DQ.4		B.DQ.4				
0	VREFBIAND	ID			DIFFIO_TX_B29p	DIFFOUT_B29p	AG10	DQ4B		B.DQ.6		B.DQ.6				
0	VREFBIAND	ID			DIFFIO_RX_B30n	DIFFOUT_B30n	AF15	DQ4B		B.DQ.4		B.DQ.4				
0	VREFBIAND	ID	CLK2n		DIFFIO_RX_B31n	DIFFOUT_B31n	AA13									
0	VREFBIAND	ID			DIFFIO_TX_B32n	DIFFOUT_B32n	AH11	DQ4B		B.DQ.7		B.DQ.7				
0	VREFBIAND	ID	CLK2p		DIFFIO_RX_B31p	DIFFOUT_B31p	V13									
0	VREFBIAND	ID			DIFFIO_TX_B32p	DIFFOUT_B32p	AG11	DQ4B		B.DM.0		B.DM.0				
0	VREFBIAND	ID			DIFFIO_RX_B34n	DIFFOUT_B34n	AG16	DQ5B		B.DQ.8		B.DQ.8				
0	VREFBIAND	ID			DIFFIO_TX_B33p	DIFFOUT_B33p	AH12	DQ5B		B.DQ.10		B.DQ.10				
0	VREFBIAND	ID			DIFFIO_RX_B34p	DIFFOUT_B34p	AF17	DQ5B		B.DQ.9		B.DQ.9				
0	VREFBIAND	ID			DIFFIO_RX_B35n	DIFFOUT_B35n	V13	DQS0B		B.DQS#1		B.DQS#1				
0	VREFBIAND	ID			DIFFIO_TX_B36n	DIFFOUT_B36n	AH13	DQ5B		B.DQ#11		B.DQ#11				
0	VREFBIAND	ID			DIFFIO_RX_B35p	DIFFOUT_B35p	W14	DQS0B		B.DQS#1		B.DQS#1				
0	VREFBIAND	ID			DIFFIO_TX_B36p	DIFFOUT_B36p	AG14			B.CK#1		B.CK#1				
0	VREFBIAND	ID			DIFFIO_TX_B37n	DIFFOUT_B37n	AH14	DQ5B		B.CK#0		B.CK#0				
0	VREFBIAND	ID			DIFFIO_RX_B38n	DIFFOUT_B38n	AE17	DQ5B		B.DQ.12		B.DQ.12				
0	VREFBIAND	ID			DIFFIO_TX_B37p	DIFFOUT_B37p	AG15	DQ5B		B.DQ.14		B.DQ.14				
0	VREFBIAND	ID			DIFFIO_RX_B38p	DIFFOUT_B38p	AD17	DQ5B		B.DQ.13		B.DQ.13				
0	VREFBIAND	ID	CLK3n		DIFFIO_RX_B39n	DIFFOUT_B39n	AA15									
0	VREFBIAND	ID			DIFFIO_TX_B40n	DIFFOUT_B40n	AH16	DQ5B		B.DQ.15		B.DQ.15				
0	VREFBIAND	ID	CLK3p		DIFFIO_RX_B39p	DIFFOUT_B39p	V15									
0	VREFBIAND	ID			DIFFIO_TX_B40p	DIFFOUT_B40p	AH17	DQ5B		B.DM.1		B.DM.1				
0	VREFBIAND	ID			DIFFIO_RX_B42n	DIFFOUT_B42n	AD19	DQ5B		B.DQ.16		B.DQ.16				
0	VREFBIAND	ID			DIFFIO_TX_B41p	DIFFOUT_B41p	AF18	DQ5B		B.DQ.18		B.DQ.18				
0	VREFBIAND	ID			DIFFIO_RX_B42p	DIFFOUT_B42p	AE19	DQ5B		B.DQ.17		B.DQ.17				
0	VREFBIAND	ID			DIFFIO_RX_B43n	DIFFOUT_B43n	AA18	DQS0B		B.DQS#2		B.DQS#2				
0	VREFBIAND	ID			DIFFIO_TX_B44n	DIFFOUT_B44n	AH18	DQS0B		B.DQ.19		B.DQ.19				
0	VREFBIAND	ID			DIFFIO_RX_B43p	DIFFOUT_B43p	AA19	DQS0B		B.DQS.2		B.DQS.2				
0	VREFBIAND	ID			DIFFIO_TX_B44p	DIFFOUT_B44p	AG18	DQS0B		B.DQ#19		B.DQ#19				
0	VREFBIAND	ID			DIFFIO_TX_B45n	DIFFOUT_B45n	AH19	DQ5B		B.DQ#19		B.DQ#19				



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated TriX Channel	Emulated LVDS Output Channel	U072	DQS for X8	DQS for X16	HMC Pin Assignment for DDR0/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0	
4A	VREFBIAND	ID			DIFFIO_RX_B46p	DIFFOUT_B46n	A020	DQ08	DQ18	B_DQ_20	B_DQ_20					
4A	VREFBIAND	ID			DIFFIO_TX_B45p	DIFFOUT_B45n	A019	DQ08	DQ18	B_DQ_22	B_DQ_22					
4A	VREFBIAND	ID			DIFFIO_RX_B46p	DIFFOUT_B46n	A020	DQ08	DQ18	B_DQ_21	B_DQ_21					
4A	VREFBIAND	ID			DIFFIO_TX_B46p	DIFFOUT_B46n	A020	DQ08	DQ18	B_DQ_23	B_DQ_23					
4A	VREFBIAND	ID			DIFFIO_TX_B46p	DIFFOUT_B46n	A020	DQ08	DQ18	B_DM_2	B_DM_2					
4A	VREFBIAND	ID			DIFFIO_RX_B50n	DIFFOUT_B50n	A021	DQ07B	DQ28	B_DQ_24	B_DQ_24					
4A	VREFBIAND	ID			DIFFIO_TX_B50p	DIFFOUT_B50p	A021	DQ07B	DQ28	B_DQ_26	B_DQ_26					
4A	VREFBIAND	ID			DIFFIO_RX_B50p	DIFFOUT_B50p	A022	DQ07B	DQ28	B_DQ_25	B_DQ_25					
4A	VREFBIAND	ID			DIFFIO_RX_B51n	DIFFOUT_B51n	A022	DQ07B	DQ28	B_DQS#_3	B_DQS#_3					
4A	VREFBIAND	ID			DIFFIO_TX_B51p	DIFFOUT_B51p	A021	DQ07B	DQ28	B_DQ_27	B_DQ_27					
4A	VREFBIAND	ID			DIFFIO_RX_B51p	DIFFOUT_B51p	A023	DQ07B	DQ28	B_DQS_3	B_DQS_3					
4A	VREFBIAND	ID			DIFFIO_TX_B53n	DIFFOUT_B53n	A022	DQ07B	DQ28	QND	QND					
4A	VREFBIAND	ID			DIFFIO_TX_B54n	DIFFOUT_B54n	A023	DQ07B	DQ28	B_DQ_28	B_DQ_28					
4A	VREFBIAND	ID			DIFFIO_TX_B53p	DIFFOUT_B53p	A023	DQ07B	DQ28	B_DQ_30	B_DQ_30					
4A	VREFBIAND	ID			DIFFIO_RX_B54p	DIFFOUT_B54p	A023	DQ07B	DQ28	B_DQ_29	B_DQ_29					
4A	VREFBIAND	ID			DIFFIO_TX_B56n	DIFFOUT_B56n	A024	DQ07B	DQ28	B_DQ_31	B_DQ_31					
4A	VREFBIAND	ID			DIFFIO_TX_B56p	DIFFOUT_B56p	A024	DQ07B	DQ28	B_DM_3	B_DM_3					
4A	VREFBIAND	ID			DIFFIO_RX_B59n	DIFFOUT_B59n	A023	DQ08B	DQ28	B_DQ_32	B_DQ_32					
4A	VREFBIAND	ID			DIFFIO_TX_B59p	DIFFOUT_B59p	A026	DQ08B	DQ28	B_DQ_34	B_DQ_34					
4A	VREFBIAND	ID			DIFFIO_RX_B59p	DIFFOUT_B59p	A024	DQ08B	DQ28	B_DM_33	B_DM_33					
4A	VREFBIAND	ID			DIFFIO_RX_B59n	DIFFOUT_B59n	A023	DQ08B	DQ28	B_DQS#_4	B_DQS#_4					
4A	VREFBIAND	ID			DIFFIO_TX_B60n	DIFFOUT_B60n	A026	DQ08B	DQ28	B_DQ_35	B_DQ_35					
4A	VREFBIAND	ID			DIFFIO_RX_B59p	DIFFOUT_B59p	A022	DQ08B	DQ28	B_DQS_4	B_DQS_4					
4A	VREFBIAND	ID			DIFFIO_TX_B61n	DIFFOUT_B61n	A027	DQ08B	DQ28	QND	QND					
4A	VREFBIAND	ID			DIFFIO_RX_B62p	DIFFOUT_B62p	A025	DQ08B	DQ28	B_DQ_36	B_DQ_36					
4A	VREFBIAND	ID			DIFFIO_TX_B61p	DIFFOUT_B61p	A028	DQ08B	DQ28	B_DM_38	B_DM_38					
4A	VREFBIAND	ID			DIFFIO_RX_B62p	DIFFOUT_B62p	A026	DQ08B	DQ28	B_DQ_37	B_DQ_37					
4A	VREFBIAND	ID			DIFFIO_TX_B64n	DIFFOUT_B64n	A028	DQ08B	DQ28	B_DQ_39	B_DQ_39					
4A	VREFBIAND	ID			DIFFIO_TX_B64p	DIFFOUT_B64p	A027	DQ08B	DQ28	B_DM_4	B_DM_4					
5A	VREFBIAND	ID	RZQ_1		DIFFIO_TX_R19p	DIFFOUT_R19n	A026	DQ1R								
5A	VREFBIAND	ID		INT_DONE	DIFFIO_RX_R2p	DIFFOUT_R2n	A020									
5A	VREFBIAND	ID		PR_REQUEST	DIFFIO_TX_R1n	DIFFOUT_R1n	A026	DQ1R								
5A	VREFBIAND	ID		CRG_ERROR	DIFFIO_RX_R2n	DIFFOUT_R2n	A026	DQ1R								
5A	VREFBIAND	ID		MEMO	DIFFIO_TX_R3p	DIFFOUT_R3p	A025	DQ1R								
5A	VREFBIAND	ID			DIFFIO_RX_R4p	DIFFOUT_R4p	A027	DQ1R								
5A	VREFBIAND	ID		CIP_CONF_DONE	DIFFIO_TX_R3n	DIFFOUT_R3n	A026	DQ1R								
5A	VREFBIAND	ID		DEV_OE	DIFFIO_RX_R4n	DIFFOUT_R4n	A024									
5A	VREFBIAND	ID			DIFFIO_TX_R5n	DIFFOUT_R5n	A027	DQ1R								
5A	VREFBIAND	ID		DEV_CLRn	DIFFIO_TX_R5n	DIFFOUT_R5n	A023	DQ1R								
5A	VREFBIAND	ID		HPSRSTL1	DIFFIO_RX_R6n	DIFFOUT_R6n	A024	DQ08B								
5A	VREFBIAND	ID		HPSRSTL1	DIFFIO_RX_R6n	DIFFOUT_R6n	A024	DQ08B								
5A	VREFBIAND	ID			DIFFIO_RX_R6p	DIFFOUT_R6p	A023	DQ1R								
5A	VREFBIAND	ID			DIFFIO_TX_R7n	DIFFOUT_R7n	A023									
5A	VREFBIAND	ID			DIFFIO_RX_R6n	DIFFOUT_R6n	A023	DQ1R								
0B	VREFBIAND_HPS	HPS_DDR					A028			HPS_DM_4	HPS_DM_4					
0B	VREFBIAND_HPS	HPS_DDR					A028			HPS_DQ_39	HPS_DQ_39					
0B	VREFBIAND_HPS	HPS_DDR					V20			HPS_DQ_37	HPS_DQ_37					
0B	VREFBIAND_HPS	HPS_DDR					A027			HPS_DQ_38	HPS_DQ_38					
0B	VREFBIAND_HPS	HPS_DDR					V19			HPS_DQ_36	HPS_DQ_36					
0B	VREFBIAND_HPS	HPS_DDR					V18			HPS_DQ_35	HPS_DQ_35					
0B	VREFBIAND_HPS	HPS_GPI3					V24									
0B	VREFBIAND_HPS	HPS_DDR					V17			HPS_DQS#_4	HPS_DQS#_4					
0B	VREFBIAND_HPS	HPS_DDR					V25			HPS_DQ_35	HPS_DQ_35					
0B	VREFBIAND_HPS	HPS_DDR					U25			HPS_DQ_33	HPS_DQ_33					
0B	VREFBIAND_HPS	HPS_DDR					A028			HPS_DQ_34	HPS_DQ_34					
0B	VREFBIAND_HPS	HPS_DDR					T26			HPS_DQ_32	HPS_DQ_32					
0B	VREFBIAND_HPS	HPS_GPI2					A027									
0B	VREFBIAND_HPS	HPS_GPI1					U16									
0B	VREFBIAND_HPS	HPS_DDR					H028			HPS_DM_3	HPS_DM_3					
0B	VREFBIAND_HPS	HPS_GPI0					U15									
0B	VREFBIAND_HPS	HPS_DDR					A027			HPS_DQ_31	HPS_DQ_31					
0B	VREFBIAND_HPS	HPS_DDR					T24			HPS_DQ_29	HPS_DQ_29					
0B	VREFBIAND_HPS	HPS_DDR					V27			HPS_DQ_30	HPS_DQ_30					
0B	VREFBIAND_HPS	HPS_DDR					R24			HPS_DQ_28	HPS_DQ_28					
0B	VREFBIAND_HPS	VREFBIAND_HPS					V27									
0B	VREFBIAND_HPS	HPS_DDR					U19			HPS_DQS_3	HPS_DQS_3					
0B	VREFBIAND_HPS	HPS_GPI2					T26									
0B	VREFBIAND_HPS	HPS_DDR					T20			HPS_DQS#_3	HPS_DQS#_3					
0B	VREFBIAND_HPS	HPS_DDR					W26			HPS_DQ_27	HPS_DQ_27					
0B	VREFBIAND_HPS	HPS_DDR					R25			HPS_DQ_25	HPS_DQ_25					
0B	VREFBIAND_HPS	HPS_DDR					A028			HPS_DQ_26	HPS_DQ_26					
0B	VREFBIAND_HPS	HPS_DDR					R26			HPS_DQ_24	HPS_DQ_24					
0B	VREFBIAND_HPS	VREFBIAND_HPS					V28									
0B	VREFBIAND_HPS	HPS_GPI7					U16									
0B	VREFBIAND_HPS	HPS_DDR					W28			HPS_DM_2	HPS_DM_2					
0B	VREFBIAND_HPS	HPS_GPI6					T17									
0B	VREFBIAND_HPS	HPS_DDR					V27			HPS_DQ_23	HPS_DQ_23					
0B	VREFBIAND_HPS	HPS_DDR					N27			HPS_DQ_21	HPS_DQ_21					
0B	VREFBIAND_HPS	HPS_DDR					R27			HPS_DQ_22	HPS_DQ_22					
0B	VREFBIAND_HPS	HPS_DDR					N26			HPS_DQ_20	HPS_DQ_20					
0B	VREFBIAND_HPS	HPS_GPI5					P26									
0B	VREFBIAND_HPS	HPS_DDR					T19			HPS_DQS_2	HPS_DQS_2					
0B	VREFBIAND_HPS	HPS_DDR					V28			HPS_DQS#_2	HPS_DQS#_2					
0B	VREFBIAND_HPS	HPS_DDR					T18			HPS_DQS#_2	HPS_DQS#_2					
0B	VREFBIAND_HPS	HPS_DDR					U28			HPS_DQ_19	HPS_DQ_19					
0B	VREFBIAND_HPS	HPS_DDR					N25			HPS_DQ_17	HPS_DQ_17					
0B	VREFBIAND_HPS	HPS_DDR					T28			HPS_DQ_18	HPS_DQ_18					
0B	VREFBIAND_HPS	HPS_DDR					N24			HPS_DQ_16	HPS_DQ_16					
0B	VREFBIAND_HPS	HPS_GPI4					R28									
0A	VREFBIAND_HPS	HPS_GPI3					R21									
0A	VREFBIAND_HPS	HPS_DDR					P26			HPS_DM_1	HPS_DM_1					
0A	VREFBIAND_HPS	HPS_GPI2					R20									
0A	VREFBIAND_HPS	HPS_DDR					N28			HPS_DQ_15	HPS_DQ_15					
0A	VREFBIAND_HPS	HPS_DDR					M26			HPS_DQ_13	HPS_DQ_13					
0A	VREFBIAND_HPS	HPS_DDR					M28			HPS_DQ_14	HPS_DQ_14					
0A	VREFBIAND_HPS	HPS_DDR					M27			HPS_DQ_12	HPS_DQ_12					
0A	VREFBIAND_HPS	HPS_DDR					L28			HPS_CKE_0	HPS_CKE_0					
0A	VREFBIAND_HPS	HPS_DDR					R19			HPS_DQS_1	HPS_DQS_1					
0A	VREFBIAND_HPS	HPS_DDR					K28			HPS_CKE_1	HPS_CKE_1					
0A	VREFBIAND_HPS	HPS_DDR					R18			HPS_DQS#_1	HPS_DQS#_1					
0A	VREFBIAND_HPS	HPS_DDR					J28			HPS_DQ_11	HPS_DQ_11					
0A	VREFBIAND_HPS	HPS_DDR					L25			HPS_DQ_9	HPS_DQ_9					
0A	VREFBIAND_HPS	HPS_DDR					A027			HPS_DQ_10	HPS_DQ_10					
0A	VREFBIAND_HPS	HPS_DDR					K25			HPS_DQ_8	HPS_DQ_8					
0A	VREFBIAND_HPS	HPS_GPI1					K27									
0A	VREFBIAND_HPS	HPS_DDR					M25									
0A	VREFBIAND_HPS	HPS_DDR					G28			HPS_DM_0	HPS_DM_0					
0A	VREFBIAND_HPS	HPS_DDR					T28			HPS_DQ_7	HPS_DQ_7					
0A	VREFBIAND_HPS	HPS_DDR					K26			HPS_DQ_5	HPS_DQ_5					
0A	VREFBIAND_HPS	HPS_DDR					G27			HPS_DQ_6	HPS_DQ_6					
0A	VREFBIAND_HPS	HPS_DDR					J26			HPS_DQ_4	HPS_DQ_4					
0A	VREFBIAND_HPS	HPS_DDR					G26			HPS_ODT_1	HPS_ODT_1					
0A	VREFBIAND_HPS	HPS_DDR					R17			HPS_DQS_0	HPS_DQS_0					
0A	VREFBIAND_HPS	HPS_DDR					D26			HPS_ODT_0	HPS_ODT_0					
0A	VREFBIAND_HPS	HPS_DDR					R16			HPS_DQS#_0	HPS_DQS#_0					



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U0F2	DQS for X8	DQS for X16	HMC Pin Assignment for DDR0/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
6A	VREFBIAND	HPS DDR					D0			HPS_A_6	HPS_CA_6				
6A	VREFBIAND	HPS DDR					D06			HPS_A_3	HPS_CA_3				
6A	VREFBIAND	HPS DDR					D21			HPS_CK	HPS_CK				
6A	VREFBIAND	HPS DDR					D26			HPS_A_6	HPS_CA_6				
6A	VREFBIAND	HPS DDR					D29			HPS_CK6	HPS_CK6				
6A	VREFBIAND	HPS DDR					D26			HPS_A_7	HPS_CA_7				
6A	VREFBIAND	HPS DDR					D25			HPS_BA_11					
6A	VREFBIAND	HPS DDR					A27			HPS_BA_0					
6A	VREFBIAND	HPS DDR					D26			HPS_BA_2					
6A	VREFBIAND	HPS DDR					A26			HPS_CAS6					
6A	VREFBIAND	HPS DDR					A25			HPS_RAS6					
6A	VREFBIAND	HPS DDR					F26			HPS_A_8	HPS_CA_8				
6A	VREFBIAND	HPS DDR					A24			HPS_A_10					
6A	VREFBIAND	HPS DDR					F25			HPS_A_9	HPS_CA_9				
6A	VREFBIAND	HPS DDR					B24			HPS_A_11					
6A	VREFBIAND	HPS DDR					D23			HPS_CSB_0	HPS_CSB_0				
6A	VREFBIAND	HPS DDR					D24			HPS_A_12					
6A	VREFBIAND	HPS DDR					L20			HPS_CSB_1	HPS_CSB_1				
6A	VREFBIAND	HPS DDR					C24								
6A	VREFBIAND	HPS DDR					G23			HPS_A_14					
6A	VREFBIAND	HPS DDR					C24			HPS_VB6					
6A	VREFBIAND	HPS DDR					F24			HPS_A_15					
6A	VREFBIAND	HPS R20_0					D25								
7A		GND					F23								
7A		GND					E23								
7A		HPS_HRST					A23								
7A		HPS_H2OR					H18								
7A		HPS_YD0					B23								
7A		VCCRSTCLK_HPS					J19								
7A		HPS_TMS					C23								
7A		HPS_TCK					K19								
7A		HPS_TRST					C22								
7A		HPS_TDI					D22								
7A		GND					D21								
7A		HPS_PORSEL					E18								
7A		HPS_CLK2					E20								
7A		HPS_CLK2					D20								
7A	VREFBIAND	TRACE_CLK					C21					TRACE_CLK			HPS_GPD08
7A	VREFBIAND	TRACE_D0					A21					TRACE_D0	SPIS0_CLK	UART0_RX	HPS_GPD09
7A	VREFBIAND	TRACE_D1					B21					TRACE_D1	SPIS0_MOSI	UART0_TX	HPS_GPD09
7A	VREFBIAND	TRACE_D2					A21					TRACE_D2	SPIS0_MISO	IC21_SDA	HPS_GPD11
7A	VREFBIAND	TRACE_D3					K19					TRACE_D3	SPIS0_SS0	IC21_SCL	HPS_GPD11
7A	VREFBIAND	TRACE_D4					A20					TRACE_D4	SPIS0_CLK	CAN0_RX	HPS_GPD03
7A	VREFBIAND	TRACE_D5					J18					TRACE_D5	SPIS0_MOSI	CAN0_TX	HPS_GPD04
7A	VREFBIAND	TRACE_D6					A19					TRACE_D6	SPIS0_MISO	IC21_SDA	HPS_GPD05
7A	VREFBIAND	TRACE_D7					C18					TRACE_D7	SPIS0_MISO	IC20_SCL	HPS_GPD06
7A	VREFBIAND	SPIM0_CLK					A18					SPIM0_CLK	IC21_SDA	UART0_CTS	HPS_GPD07
7A	VREFBIAND	SPIM0_MOSI					C17					SPIM0_MOSI	IC21_SCL	UART0_CTS	HPS_GPD08
7A	VREFBIAND	SPIM0_MISO					B18					SPIM0_MISO	CAN0_RX	UART1_CTS	HPS_GPD09
7A	VREFBIAND	SPIM0_SS0/BOOTSEL0					J17					SPIM0_SS0	CAN0_TX	UART1_BTS	HPS_GPD09
7A	VREFBIAND	UART0_TX_CLKSEL1					A17					UART0_RX	SPIM0_SS1		HPS_GPD01
7A	VREFBIAND	IC20_SDA					H17					UART0_TX	SPIM0_SS1		HPS_GPD02
7A	VREFBIAND	IC20_SCL					C19					IC20_SDA	UART1_RX	SPIM0_CLK	HPS_GPD03
7A	VREFBIAND	CAN0_RX					B16					IC20_SCL	UART1_TX	SPIM0_MOSI	HPS_GPD04
7A	VREFBIAND	CAN0_RX					B19					CAN0_RX	SPIM0_MISO		HPS_GPD05
7A	VREFBIAND	CAN0_TX_CLKSEL0					C16					CAN0_TX	UART0_TX	SPIM0_SS0	HPS_GPD06
7B	VREFBIAND	MAN0_ALE					J15					MAN0_ALE	RGMI0_TX_CLK	OSPI_SS3	HPS_GPD14
7B	VREFBIAND	MAN0_CE					A16					MAN0_CE	RGMI0_TXD0	USB1_D0	HPS_GPD15
7B	VREFBIAND	MAN0_CLE					J14					MAN0_CLE	RGMI0_TXD1	USB1_D1	HPS_GPD16
7B	VREFBIAND	MAN0_RE					A15					MAN0_RE	RGMI0_TXD2	USB1_D2	HPS_GPD17
7B	VREFBIAND	MAN0_RB					D17					MAN0_RB	RGMI0_TXD3	USB1_D3	HPS_GPD18
7B	VREFBIAND	MAN0_D00					A14					MAN0_D00	RGMI0_RXD0		HPS_GPD19
7B	VREFBIAND	MAN0_D01					E16					MAN0_D01	RGMI0_RXD1	IC21_SDA	HPS_GPD20
7B	VREFBIAND	MAN0_D02					A13					MAN0_D02	RGMI0_RXD2	IC21_SCL	HPS_GPD21
7B	VREFBIAND	MAN0_D03					J13					MAN0_D03	RGMI0_RX_CTL	USB1_D4	HPS_GPD22
7B	VREFBIAND	MAN0_D04					A12					MAN0_D04	RGMI0_TX_CTL	USB1_D5	HPS_GPD23
7B	VREFBIAND	MAN0_D05					J12					MAN0_D05	RGMI0_RX_CLK	USB1_D6	HPS_GPD24
7B	VREFBIAND	MAN0_D06					A11					MAN0_D06	RGMI0_RXD0	USB1_D7	HPS_GPD25
7B	VREFBIAND	MAN0_D07					C15					MAN0_D07	RGMI0_RXD1		HPS_GPD26
7B	VREFBIAND	MAN0_WP					A9					MAN0_WP	RGMI0_RXD2	OSPI_SS2	HPS_GPD27
7B	VREFBIAND	MAN0_WP/BOOTSEL2					D16					MAN0_WP	OSPI_SS1		HPS_GPD28
7B	VREFBIAND	OSPI_A00					A8					OSPI_A00	USB1_CLK		HPS_GPD29
7B	VREFBIAND	OSPI_A01					H16					OSPI_A01	USB1_STP		HPS_GPD30
7B	VREFBIAND	OSPI_A02					A7					OSPI_A02	USB1_DM		HPS_GPD31
7B	VREFBIAND	OSPI_A03					J18					OSPI_A03	USB1_NXT		HPS_GPD32
7B	VREFBIAND	OSPI_SS0/BOOTSEL1					A6					OSPI_SS0			HPS_GPD33
7B	VREFBIAND	OSPI_CLK					C14					OSPI_CLK			HPS_GPD34
7B	VREFBIAND	OSPI_SS1					B14					OSPI_SS1			HPS_GPD35
7C	VREFBIAND	SDMMC_CMD					D14					SDMMC_CMD	USB0_D0		HPS_GPD36
7C	VREFBIAND	SDMMC_AWREN					A6					SDMMC_AWREN	USB0_D1		HPS_GPD37
7C	VREFBIAND	SDMMC_D0					C13					SDMMC_D0	USB0_D2		HPS_GPD38
7C	VREFBIAND	SDMMC_D1					B6					SDMMC_D1	USB0_D3		HPS_GPD39
7C	VREFBIAND	SDMMC_D4					H13					SDMMC_D4	USB0_D4		HPS_GPD40
7C	VREFBIAND	SDMMC_D5					A4					SDMMC_D5	USB0_D5		HPS_GPD41
7C	VREFBIAND	SDMMC_D6					H12					SDMMC_D6	USB0_D6		HPS_GPD42
7C	VREFBIAND	SDMMC_D7					B4					SDMMC_D7	USB0_D7		HPS_GPD43
7C	VREFBIAND	SDMMC_GPI04					B12					SDMMC_D8	USB0_CLK		HPS_GPD44
7C	VREFBIAND	SDMMC_CCLK_OUT					B9					SDMMC_CCLK_OUT	USB0_STP		HPS_GPD45
7C	VREFBIAND	SDMMC_D3					B11					SDMMC_D3	USB0_DR		HPS_GPD46
7C	VREFBIAND	SDMMC_D3					B8					SDMMC_D3	USB0_NXT		HPS_GPD47
7D	VREFBIAND	RGMI0_TX_CLK					E4					RGMI0_TX_CLK			HPS_GPD50
7D	VREFBIAND	RGMI0_TXD0					C10					RGMI0_TXD0	USB1_D0		HPS_GPD01
7D	VREFBIAND	RGMI0_TXD1					E5					RGMI0_TXD1	USB1_D1		HPS_GPD02
7D	VREFBIAND	RGMI0_TXD2					C9					RGMI0_TXD2	USB1_D2		HPS_GPD03
7D	VREFBIAND	RGMI0_TXD3					C4					RGMI0_TXD3	USB1_D3		HPS_GPD04
7D	VREFBIAND	RGMI0_RXD0					C8					RGMI0_RXD0	USB1_D4		HPS_GPD05
7D	VREFBIAND	RGMI0_RXD1					D4					RGMI0_RXD1	USB1_D5		HPS_GPD06
7D	VREFBIAND	RGMI0_RXD2					C7					RGMI0_RXD2	IC21_SDA		HPS_GPD07
7D	VREFBIAND	RGMI0_RX_CTL					F4					RGMI0_RX_CTL	USB1_D7		HPS_GPD08
7D	VREFBIAND	RGMI0_TX_CTL					C6					RGMI0_TX_CTL			HPS_GPD09
7D	VREFBIAND	RGMI0_RX_CLK					F4					RGMI0_RX_CLK	USB1_CLK		HPS_GPD10
7D	VREFBIAND	RGMI0_RXD1					C5					RGMI0_RXD1	USB1_STP		HPS_GPD11
7D	VREFBIAND	RGMI0_RXD2					E5					RGMI0_RXD2	USB1_DR		HPS_GPD12
7D	VREFBIAND	RGMI0_RXD3					D6					RGMI0_RXD3	USB1_NXT		HPS_GPD13
8A	VREFBIAND	ID	CLKp7				D12								
8A	VREFBIAND	ID	CLKn7				C12								
8A	VREFBIAND	ID	FPLL_TL_CLKOUT0,FPLL_TL_CLKOUT1,FPLL_TL_FB				F8								
8A	VREFBIAND	ID	FPLL_TL_CLKOUT1,FPLL_TL_CLKOUT0				D8								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				E11								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				D11								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				L10								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				H6								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				L9								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				H5								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				L8								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				H8								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				H4								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				J10								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				J8								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				H9								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				E8								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				G8								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				H5								
8A	VREFBIAND	ID	CLKR6,FPLL_TL_FB0				F7								



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U62	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		MSEL4		MSEL4			K3								
		GND					F8								
		GND					A10								
		GND					A3								
		GND					AA1								
		GND					AA7								
		GND					AA2								
		GND					AA3								
		GND					AA9								
		GND					AB4								
		GND					AB27								
		GND					AB3								
		GND					AC1								
		GND					AC2								
		GND					AC3								
		GND					AD14								
		GND					AD22								
		GND					AD35								
		GND					AD3								
		GND					AD6								
		GND					AD8								
		GND					AE1								
		GND					AE16								
		GND					AE16								
		GND					AE2								
		GND					AE3								
		GND					AF34								
		GND					AF3								
		GND					AG1								
		GND					AG17								
		GND					AG2								
		GND					AG27								
		GND					AG3								
		GND					AG7								
		GND					AH10								
		GND					AH20								
		GND					B15								
		GND					B17								
		GND					B20								
		GND					B22								
		GND					B25								
		GND					B27								
		GND					B3								
		GND					B5								
		GND					B7								
		GND					C1								
		GND					C11								
		GND					C2								
		GND					C3								
		GND					D10								
		GND					D13								
		GND					D16								
		GND					D3								
		GND					E1								
		GND					E19								
		GND					E2								
		GND					E22								
		GND					E24								
		GND					E27								
		GND					E3								
		GND					E9								
		GND					F3								
		GND					F51								
		GND					G2								
		GND					G3								
		GND					H11								
		GND					H15								
		GND					H16								
		GND					H20								
		GND					H24								
		GND					H27								
		GND					H5								
		GND					V3								
		GND					V20								
		GND					V20								
		GND					J1								
		GND					J5								
		GND					J5								
		GND					J5								
		GND					J8								
		GND					K11								
		GND					K12								
		GND					K14								
		GND					K16								
		GND					K20								
		GND					K3								
		GND					K4								
		GND					Y14								
		GND					L1								
		GND					Y12								
		GND					L13								
		GND					L15								
		GND					L17								
		GND					L19								
		GND					L2								
		GND					L24								
		GND					L27								
		GND					L3								
		GND					L5								
		GND					U4								
		GND					U5								
		GND					M10								
		GND					M11								
		GND					M14								
		GND					M16								
		GND					M20								
		GND					M3								
		GND					M8								
		GND					N1								
		GND					N13								
		GND					N15								
		GND					N17								
		GND					N19								
		GND					N2								
		GND					N3								
		GND					N6								
		GND					P10								
		GND					P16								
		GND					P18								
		GND					P20								
		GND					P25								
		GND					P3								
		GND					P5								
		GND					P5								



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U62	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		GND					R1								
		GND					R11								
		GND					R13								
		GND					R15								
		GND					R2								
		GND					R3								
		GND					R8								
		GND					T10								
		GND					T14								
		GND					T3								
		GND					U1								
		GND					U12								
		GND					U17								
		GND					U2								
		GND					U20								
		GND					U25								
		GND					U27								
		GND					U3								
		GND					U5								
		GND					U14								
		GND					U3								
		GND					U5								
		GND					V9								
		GND					W1								
		GND					W16								
		GND					W19								
		GND					W2								
		GND					W25								
		GND					W24								
		GND					Y24								
		GND					AA26								
		GND					W20								
		GND					AB26								
		GND					W21								
		GND					U26								
		GND					U21								
		VCC					J11								
		VCC					K13								
		VCC					K15								
		VCC					L11								
		VCC					L12								
		VCC					L14								
		VCC					M12								
		VCC					M13								
		VCC					M15								
		VCC					M8								
		VCC					N10								
		VCC					N11								
		VCC					N12								
		VCC					N14								
		VCC					N8								
		VCC					P11								
		VCC					P13								
		VCC					P14								
		VCC					P15								
		VCC					R10								
		VCC					R12								
		VCC					R14								
		VCC					R9								
		VCC					T15								
		VCC					T9								
		VCC					U26								
		DNU					A2								
		DNU					B2								
		DNU					D23								
		DNU					E12								
		DNU					U8								
		DNU					U614								
		VCCP6M					V10								
		VCCP6M					AD24								
		VCCP6M					H19								
		VCC1AT					D7								
		VCC10A					AA5								
		VCC10A					H19								
		VCC10B					AA12								
		VCC10B					AE10								
		VCC10B					AE13								
		VCC10B					AG4								
		VCC10A					AA16								
		VCC10A					AE21								
		VCC10A					AF14								
		VCC10A					AF19								
		VCC10A					AG13								
		VCC10A					AG22								
		VCC10A					AH15								
		VCC10A					AH25								
		VCC10A					W13								
		VCC10A					AC25								
		VCC10A					W17								
		VCC10A_HPS					C25								
		VCC10A_HPS					C27								
		VCC10A_HPS					F27								
		VCC10A_HPS					G24								
		VCC10A_HPS					H21								
		VCC10A_HPS					H26								
		VCC10A_HPS					L26								
		VCC10A_HPS					M21								
		VCC10B_HPS					AD27								
		VCC10B_HPS					P27								
		VCC10B_HPS					T21								
		VCC10B_HPS					T26								
		VCC10B_HPS					U18								
		VCC10B_HPS					U27								
		VCC10A_HPS					C20								
		VCC10A_HPS					D18								
		VCC10B_HPS					B13								
		VCC10B_HPS					H14								
		VCC10C_HPS					B10								
		VCC10D_HPS					D6								
		VCC10D_HPS					G6								
		VCC10A					E7								
		VCCP10A					AA10								
		VCCP10A					AA14								
		VCCP10A					AD13								
		VCCP10A					AD16								
		VCCP10A					AD18								
		VCCP10A					AD21								
		VCCP10A					AD9								
		VCCP10A					V21								
		VCCP10A_HPS					K21								
		VCCP10A_HPS					K24								
		VCCP10A_HPS					M24								
		VCCP10A_HPS					P21								
		VCCP10A_HPS					P24								
		VCCP10A_HPS					E21								



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U072	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		VCCPDY0 HPS					E17								
		VCCPDY0 HPS					E14								
		VCCPDY0 HPS					E15								
		VCCPDY0 HPS					E19								
3A	VREFB3AND	VREFB3AND					A65								
3B	VREFB3BND	VREFB3BND					AF12								
4A	VREFB4AND	VREFB4AND					AF16								
5A	VREFB5AND	VREFB5AND					AC26								
		VREFB7A/B/C/D/E/G HPS	VREFB7A/B/C/D/E/G HPS				D19								
8A	VREFB8AND	VREFB8AND					D9								
		NC					W25								
		NC					AA25								
		NC					W19								
		VCC4_GXB1					M4								
		VCC4_GXB1					R4								
		VCC4_GXB1					L4								
		VCC4_GXB1					T4								
		VCC4_GXB1					F22								
		MCPS1CLK HPS					B1								
		MCPS1TL					B1								
		VCCA_FP1L					K5								
		VCCA_FP1L					R4								
		VCCA_FP1L					U4								
		VCCA_FP1L					U5								
		VCCA_FP1L					J4								
		VCCA_FP1L					AA21								
		VCC_AUX					AC21								
		VCC_AUX					AC6								
		VCC_AUX					AD15								
		VCC_AUX					E16								
		VCC_AUX					F8								
		VCC_AUX_SHARED					F21								
		VCC4_GXB1					M5								
		VCC4_GXB1					N5								
		VCC4_GXB1					R5								
		VCC4_GXB1					T5								
		VCC4_GXB1					H23								
		VCC_HPS					U21								
		VCC_HPS					K17								
		VCC_HPS					L16								
		VCC_HPS					L18								
		VCC_HPS					M17								
		VCC_HPS					M19								
		VCC_HPS					M19								
		VCC_HPS					N16								
		VCC_HPS					N19								
		VCC_HPS					P17								
		VCC_HPS					P19								

Notes:  
 (1) For more information about pin definitions and pin connection guidelines, refer to the Cyclone V Device Family Pin Connection Guidelines.  
 (2) HPS DDR pins are for memory interface only. For the dedicated pin function corresponding with the respective memory interfaces, refer to the HMC columns.  
 (3) RESET pin is only applicable for DDR3 device.



Pin Information for the Cyclone® V 5CSXFC2 Device  
Version 1.2

Version Number	Date	Changes Made
1.0	7/8/2013	Initial release.
1.1	9/30/2014	Remove corresponding bank number from VCCRSTCLK_HPS pin.
1.2	12/23/2016	-Renamed SDMMC_FB_CLK_IN to HPS_GPIO44.