

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated TX/RX Channel	Emulated LVDS Output Channel	U0E2	DQS for X8	DQS for X16	HMC Pin Assignment for DDR4(DDR2, 2)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0	
3A		TDO		TDO			Y5									
3A		TD0		TD0			AM6									
3A		TD0		TD0			AM6									
3A		TMS		TMS			AC7									
3A		AS_DATA3		DATA3			AB6									
3A		TKX		TKX			AB6									
3A		AS_DATA2		DATA2			AC5									
3A		T0		T0			W10									
3A		AS_DATA1		DATA1			AC6									
3A		DCLK		DCLK			AM8									
3A		AS_DATAASDO		DATA0			AD7									
3A	VREFBIAND	R0		DATA6	DIFFIO_RX_B1n	DIFFOUT_B1n	V8	DQ1B								
3A	VREFBIAND	R0		DATA5	DIFFIO_TX_B2n	DIFFOUT_B2n	V4									
3A	VREFBIAND	R0		DATA8	DIFFIO_RX_B1p	DIFFOUT_B1p	V8	DQ1B								
3A	VREFBIAND	R0		DATA7	DIFFIO_TX_B2p	DIFFOUT_B2p	V5									
3A	VREFBIAND	R0		DATA9	DIFFIO_RX_B3n	DIFFOUT_B3n	T8	DQS1B								
3A	VREFBIAND	R0		DATA8	DIFFIO_TX_B4n	DIFFOUT_B4n	AB4	DQ1B								
3A	VREFBIAND	R0		DATA12	DIFFIO_RX_B3p	DIFFOUT_B3p	L9	DQS1B								
3A	VREFBIAND	R0		DATA11	DIFFIO_TX_B4p	DIFFOUT_B4p	AB5									
3A	VREFBIAND	R0		DATA4	DIFFIO_RX_B5n	DIFFOUT_B5n	V10	DQ1B								
3A	VREFBIAND	R0		DATA13	DIFFIO_TX_B6n	DIFFOUT_B6n	AD4	DQ1B								
3A	VREFBIAND	R0		CLASSR	DIFFIO_RX_B5p	DIFFOUT_B5p	U10	DQ1B								
3A	VREFBIAND	R0		DATA5	DIFFIO_TX_B6p	DIFFOUT_B6p	AC4									
3A	VREFBIAND	R0		PR_DONE	DIFFIO_RX_B7n	DIFFOUT_B7n	AA11									
3A	VREFBIAND	R0		PR_READY	DIFFIO_TX_B8n	DIFFOUT_B8n	AE3	DQ1B								
3A	VREFBIAND	R0		PR_ERROR	DIFFIO_RX_B7p	DIFFOUT_B7p	V11									
3A	VREFBIAND	R0			DIFFIO_TX_B8p	DIFFOUT_B8p	AD5	DQ1B								
3A	VREFBIAND	R0			DIFFIO_TX_B2n	DIFFOUT_B2n	AF4		GND							
3B	VREFBIAND	R0			DIFFIO_RX_B20n	DIFFOUT_B20n	AE3	DQ2B		B_A_16	GND					
3B	VREFBIAND	R0			DIFFIO_TX_B22n	DIFFOUT_B22n	AE4	DQ2B		B_WEP						
3B	VREFBIAND	R0			DIFFIO_RX_B26n	DIFFOUT_B26n	AD9	DQ2B		B_A_14						
3B	VREFBIAND	R0			DIFFIO_RX_B27n	DIFFOUT_B27n	U11	DQS2B		B_CSA_1	B_CSA_1					
3B	VREFBIAND	R0			DIFFIO_TX_B29n	DIFFOUT_B29n	AF8	DQ2B		B_A_13						
3B	VREFBIAND	R0			DIFFIO_RX_B27p	DIFFOUT_B27p	T11	DQS2B		B_CSA_0	B_CSA_0					
3B	VREFBIAND	R0			DIFFIO_TX_B29p	DIFFOUT_B29p	AE7			B_A_12						
3B	VREFBIAND	R0			DIFFIO_TX_B20p	DIFFOUT_B20p	AF9	DQ2B		B_A_11						
3B	VREFBIAND	R0			DIFFIO_RX_B20n	DIFFOUT_B20n	AE11	DQ2B		B_A_1	B_CA_9					
3B	VREFBIAND	R0			DIFFIO_TX_B22p	DIFFOUT_B22p	AE8	DQ2B		B_A_10						
3B	VREFBIAND	R0			DIFFIO_RX_B26n	DIFFOUT_B26n	AD11	DQ2B		B_A_8	B_CA_8					
3B	VREFBIAND	R0	CLK0p,FPLL_BL_F0n		DIFFIO_RX_B21n	DIFFOUT_B21n	W11									
3B	VREFBIAND	R0			DIFFIO_TX_B20n	DIFFOUT_B20n	AF6	DQ2B		B_RAS#						
3B	VREFBIAND	R0	CLK0p,FPLL_BL_F0n		DIFFIO_RX_B31p	DIFFOUT_B31p	V11									
3B	VREFBIAND	R0			DIFFIO_TX_B32n	DIFFOUT_B32n	AF5	DQ2B		B_CAS#						
3B	VREFBIAND	R0			DIFFIO_TX_B33n	DIFFOUT_B33n	AG6		GND	GND						
3B	VREFBIAND	R0			DIFFIO_RX_B34n	DIFFOUT_B34n	AF10	DQ3B		B_BA_2						
3B	VREFBIAND	R0			DIFFIO_TX_B35n	DIFFOUT_B35n	AF7	DQ3B		B_SA_0						
3B	VREFBIAND	R0			DIFFIO_RX_B36p	DIFFOUT_B36p	AF11	DQ3B		B_BA_1						
3B	VREFBIAND	R0			DIFFIO_TX_B35n	DIFFOUT_B35n	T12	DQS3B		B_CK#	B_CK#					
3B	VREFBIAND	R0			DIFFIO_TX_B36n	DIFFOUT_B36n	AD2	DQ3B		B_A_7	B_CA_7					
3B	VREFBIAND	R0			DIFFIO_RX_B35p	DIFFOUT_B35p	T13	DQS3B		B_CK	B_CK					
3B	VREFBIAND	R0	FPLL_BL_CLKOUT1,FPLL_BL_CLKOUTn		DIFFIO_TX_B39p	DIFFOUT_B39p	AH3			B_A_6	B_CA_6					
3B	VREFBIAND	R0			DIFFIO_TX_B37n	DIFFOUT_B37n	AD4	DQ3B		B_A_5	B_CA_5					
3B	VREFBIAND	R0			DIFFIO_RX_B38n	DIFFOUT_B38n	AD12	DQ3B		B_A_5	B_CA_5					
3B	VREFBIAND	R0	FPLL_BL_CLKOUT0,FPLL_BL_CLKOUTn,FPLL_BL_FB		DIFFIO_TX_B37p	DIFFOUT_B37p	AG5	DQ3B		B_A_2	B_CA_2					
3B	VREFBIAND	R0			DIFFIO_RX_B38p	DIFFOUT_B38p	AE12	DQ3B		B_A_4	B_CA_4					
3B	VREFBIAND	R0			DIFFIO_RX_B39n	DIFFOUT_B39n	W12			B_A_1	B_CA_1					
3B	VREFBIAND	R0	CLK1p		DIFFIO_TX_B40n	DIFFOUT_B40n	AH6	DQ3B		B_A_1	B_CA_1					
3B	VREFBIAND	R0			DIFFIO_RX_B39n	DIFFOUT_B39n	V12			B_A_0	B_CA_0					
3B	VREFBIAND	R0			DIFFIO_TX_B40p	DIFFOUT_B40p	AH6	DQ3B		B_A_0	B_CA_0					
4A	VREFBIAND	R0	RZQ_0		DIFFIO_TX_B41n	DIFFOUT_B41n	AH7									
4A	VREFBIAND	R0			DIFFIO_RX_B42n	DIFFOUT_B42n	AF13	DQ4B		B_D0_0	B_D0_0					
4A	VREFBIAND	R0			DIFFIO_TX_B41p	DIFFOUT_B41p	AG8	DQ4B		B_D0_2	B_D0_2					
4A	VREFBIAND	R0			DIFFIO_RX_B42p	DIFFOUT_B42p	AD13	DQ4B		B_D0_1	B_D0_1					
4A	VREFBIAND	R0			DIFFIO_TX_B43n	DIFFOUT_B43n	U13	DQS4B		B_D0B_0	B_D0B_0					
4A	VREFBIAND	R0			DIFFIO_TX_B44n	DIFFOUT_B44n	AH8	DQ4B		B_D0_3	B_D0_3					
4A	VREFBIAND	R0			DIFFIO_RX_B43p	DIFFOUT_B43p	U14	DQS4B		B_D0B_0	B_D0B_0					
4A	VREFBIAND	R0			DIFFIO_TX_B44p	DIFFOUT_B44p	AG9	DQ4B		B_ODT_0	B_ODT_0					
4A	VREFBIAND	R0			DIFFIO_TX_B45n	DIFFOUT_B45n	AH9	DQ4B		B_ODT_1	B_ODT_1					
4A	VREFBIAND	R0			DIFFIO_RX_B46n	DIFFOUT_B46n	AE15	DQ4B		B_D0_4	B_D0_4					
4A	VREFBIAND	R0			DIFFIO_TX_B45p	DIFFOUT_B45p	AG10	DQ4B		B_D0_6	B_D0_6					
4A	VREFBIAND	R0			DIFFIO_RX_B46p	DIFFOUT_B46p	AF15	DQ4B		B_D0_5	B_D0_5					
4A	VREFBIAND	R0	CLK2n		DIFFIO_RX_B47n	DIFFOUT_B47n	AA13			B_D0_5	B_D0_5					
4A	VREFBIAND	R0			DIFFIO_TX_B47n	DIFFOUT_B47n	AH11	DQ4B		B_D0_7	B_D0_7					
4A	VREFBIAND	R0	CLK2p		DIFFIO_RX_B47p	DIFFOUT_B47p	V13			B_DM_0	B_DM_0					
4A	VREFBIAND	R0			DIFFIO_TX_B48n	DIFFOUT_B48n	AG11	DQ4B		B_D0_8	B_D0_8					
4A	VREFBIAND	R0			DIFFIO_RX_B50n	DIFFOUT_B50n	AG16	DQ5B	DQ1B	B_D0_8	B_D0_8					
4A	VREFBIAND	R0			DIFFIO_TX_B49n	DIFFOUT_B49n	AH12	DQ5B	DQ1B	B_D0_10	B_D0_10					
4A	VREFBIAND	R0			DIFFIO_RX_B50p	DIFFOUT_B50p	AF17	DQ5B	DQ1B	B_D0_9	B_D0_9					
4A	VREFBIAND	R0			DIFFIO_TX_B51n	DIFFOUT_B51n	V13	DQS5B	DQ1B	B_D0B_1	B_D0B_1					
4A	VREFBIAND	R0			DIFFIO_RX_B52n	DIFFOUT_B52n	AH13	DQ5B	DQ1B	B_D0_11	B_D0_11					
4A	VREFBIAND	R0			DIFFIO_TX_B52p	DIFFOUT_B52p	AG14	DQS5B	DQ1B	B_D0B_1	B_D0B_1					
4A	VREFBIAND	R0			DIFFIO_TX_B53n	DIFFOUT_B53n	AH14	DQ5B	DQ1B	B_CKE_0	B_CKE_0					
4A	VREFBIAND	R0			DIFFIO_RX_B54n	DIFFOUT_B54n	AE17	DQ5B	DQ1B	B_D0_12	B_D0_12					
4A	VREFBIAND	R0			DIFFIO_TX_B53p	DIFFOUT_B53p	AG15	DQ5B	DQ1B	B_D0_14	B_D0_14					
4A	VREFBIAND	R0			DIFFIO_RX_B54p	DIFFOUT_B54p	AD17	DQ5B	DQ1B	B_D0_13	B_D0_13					
4A	VREFBIAND	R0	CLK3n		DIFFIO_RX_B55n	DIFFOUT_B55n	AA15			B_D0_15	B_D0_15					
4A	VREFBIAND	R0			DIFFIO_TX_B56n	DIFFOUT_B56n	AH16	DQ5B	DQ1B	B_D0_15	B_D0_15					
4A	VREFBIAND	R0	CLK3p		DIFFIO_RX_B55p	DIFFOUT_B55p	V15			B_DM_1	B_DM_1					
4A	VREFBIAND	R0			DIFFIO_TX_B56p	DIFFOUT_B56p	AH17	DQ6B	DQ1B	B_DM_16	B_DM_16					
4A	VREFBIAND	R0			DIFFIO_RX_B59n	DIFFOUT_B59n	AD19	DQ6B	DQ1B	B_D0_16	B_D0_16					
4A	VREFBIAND	R0			DIFFIO_TX_B57n	DIFFOUT_B57n	AF18	DQ6B	DQ1B	B_D0_18	B_D0_18					
4A	VREFBIAND	R0			DIFFIO_RX_B58n	DIFFOUT_B58n	AE19	DQ6B	DQ1B	B_D0_17	B_D0_17					
4A	VREFBIAND	R0			DIFFIO_RX_B59n	DIFFOUT_B59n	AA18	DQS6B	DQS6B	B_D0B_2	B_D0B_2					
4A	VREFBIAND	R0			DIFFIO_TX_B60n	DIFFOUT_B60n	AH18	DQ6B	DQ1B	B_D0_19	B_D0_19					
4A	VREFBIAND	R0			DIFFIO_RX_B61n	DIFFOUT_B61n	AA19	DQS6B	DQS6B	B_D0B_2	B_D0B_2					
4A	VREFBIAND	R0			DIFFIO_TX_B60p	DIFFOUT_B60p	AG18	DQ6B	DQ1B	B_RESET#	B_RESET#					
4A	VREFBIAND	R0			DIFFIO_RX_B61p	DIFFOUT_B61p	AH19	DQ6B	DQ1B	GND	GND					
4A	VREFBIAND	R0			DIFFIO_TX_B62n	DIFFOUT_B62n	AD20	DQ6B	DQ1B	B_D0_20	B_D0_20					
4A	VREFBIAND	R0			DIFFIO_TX_B61p	DIFFOUT_B61p	AG19	DQ6B	DQ1B	B_D0_22	B_D0_22					
4A	VREFBIAND	R0			DIFFIO_RX_B62p	DIFFOUT_B62p	AE20	DQ6B	DQ1B	B_D0_21	B_D0_21					
4A	VREFBIAND	R0			DIFFIO_TX_B64n	DIFFOUT_B64n	AG20	DQ6B	DQ1B	B_D0_23	B_D0_23					
4A	VREFBIAND	R0			DIFFIO_TX_B64p	DIFFOUT_B64p	AF20	DQ6B	DQ1B	B_DM_2	B_DM_2					
4A	VREFBIAND	R0			DIFFIO_RX_B66n	DIFFOUT_B66n	AF21	DQ7B	DQ2B	B_D0_24	B_D0_24					
4A	VREFBIAND	R0			DIFFIO_TX_B66p	DIFFOUT_B66p	AG21	DQ7B	DQ2B	B_D0_26	B_D0_26					
4A	VREFBIAND	R0			DIFFIO_RX_B66p	DIFFOUT_B66p	AF22	DQ7B	DQ2B	B_D0_25	B_D0_25					
4A	VREFBIAND	R0			DIFFIO_RX_B67n	DIFFOUT_B67n	AE22	DQS7B	DQ2B	B_D0B_3	B_D0B_3					
4A	VREFBIAND	R0			DIFFIO_TX_B67n	DIFFOUT_B67n	AH21	DQ7B	DQ2B	B_D0_27	B_D0_27					
4A	VREFBIAND	R0			DIFFIO_RX_B67p	DIFFOUT_B67p	AD23	DQS7B	DQ2B	B_D0B_3	B_D0B_3					
4A	VREFBIAND	R0			DIFFIO_TX_B68n	DIFFOUT_B68n	AH22	DQ7B	DQ2B	GND	GND					
4A	VREFBIAND	R0			DIFFIO_RX_B70n	DIFFOUT_B70n	AF23	DQ7B	DQ2B	B_D0_28	B_D0_28					
4A	VREFBIAND	R0			DIFFIO_TX_B69p	DIFFOUT_B69p	AH23	DQ7B	DQ2B	B_D0_30	B_D0_30					
4A	VREFBIAND	R0			DIFFIO_RX_B70n	DIFFOUT_B70n	AG23	DQ7B	DQ2B	B_D0_29	B_D0_29					
4A	VREFBIAND	R0			DIFFIO_TX_B72n	DIFFOUT_B72n	AG24	DQ								



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U672	DQS for X8	DQS for X16	HMC Pin Assignment for DQS/DBS2 (3)	HMC Pin Assignment for LPDS2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
4A	VREFBIAND	ID			DIFFIO TX R8m	DIFFOUT R8m	AF27	DO8B	DO2B						
5A	VREFBIAND	ID	RZQ_1		DIFFIO TX R1p	DIFFOUT R1p	AF26	DO1R							
5A	VREFBIAND	ID			INT_DONE	DIFFIO RX R3p	AF20								
5A	VREFBIAND	ID			PS_REQUEST	DIFFIO TX R1m	AF16	DO1R							
5A	VREFBIAND	ID			CRC_ERROR	DIFFIO RX R2m	AF19								
5A	VREFBIAND	ID			ICED	DIFFIO TX R3p	AF25	DO1R							
5A	VREFBIAND	ID				DIFFIO RX R4p	AF17	DO1R							
5A	VREFBIAND	ID			CoP_CONFIGONE	DIFFIO TX R3m	AD26	DO1R							
5A	VREFBIAND	ID				DIFFIO RX R4m	V18	DO1R							
5A	VREFBIAND	ID		DEV_OE	DIFFIO TX R6p	DIFFOUT R6p	AC24								
5A	VREFBIAND	ID			DIFFIO RX R6p	DIFFOUT R6p	V16	DQS1R							
5A	VREFBIAND	ID		DEV_CLKn	DIFFIO TX R5m	DIFFOUT R5m	AA33	DO1R							
5A	VREFBIAND	ID			DIFFIO RX R6m	DIFFOUT R6m	W15	DQS1R							
5A	VREFBIAND	ID			DIFFIO TX R7p	DIFFOUT R7p	AA34	DO1R							
5A	VREFBIAND	ID			DIFFIO RX R6p	DIFFOUT R6p	V16	DO1R							
5A	VREFBIAND	ID			DIFFIO TX R7m	DIFFOUT R7m	AA23								
5A	VREFBIAND	ID			DIFFIO RX R8m	DIFFOUT R8m	V15	DO1R							
5B	VREFBIAND	ID			DIFFIO TX R21p	DIFFOUT R21p	W21								
5B	VREFBIAND	ID	CLK0		DIFFIO TX R29p	DIFFOUT R29p	MS28								
5B	VREFBIAND	ID	FPLL_BR_CLKOUT0:FPLL_BR_CLKOUT5:FPLL_BR_FB		DIFFIO RX R21m	DIFFOUT R21m	W20								
5B	VREFBIAND	ID	CLK0n		DIFFIO TX R29m	DIFFOUT R29m	MS28								
5B	VREFBIAND	ID	FPLL_BR_CLKOUT1:FPLL_BR_CLKOUT6		DIFFIO RX R22p	DIFFOUT R22p	MS28								
5B	VREFBIAND	ID	CLK0:FPLL_BR_FB		DIFFIO RX R29p	DIFFOUT R29p	V24								
5B	VREFBIAND	ID	CLK0n:FPLL_BR_FB		DIFFIO RX R29m	DIFFOUT R29m	W24								
5B	VREFBIAND	ID	RZQ_2		DIFFIO TX R24m	DIFFOUT R24m	MS28								
4B	VREFBIAND_HPS	HPS DDR					AE28			HPS_DM_4	HPS_DM_4				
4B	VREFBIAND_HPS	HPS DDR					AD28			HPS_DO_39	HPS_DO_39				
4B	VREFBIAND_HPS	HPS DDR					I28			HPS_DO_37	HPS_DO_37				
4B	VREFBIAND_HPS	HPS DDR					AE27			HPS_DO_38	HPS_DO_38				
4B	VREFBIAND_HPS	HPS DDR					V19			HPS_DO_36	HPS_DO_36				
4B	VREFBIAND_HPS	HPS DDR					V18			HPS_CS2_4	HPS_CS2_4				
4B	VREFBIAND_HPS	HPS GP13					V24								
4B	VREFBIAND_HPS	HPS DDR					V17			HPS_CS2#_4	HPS_CS2#_4				
4B	VREFBIAND_HPS	HPS DDR					I25			HPS_DO_35	HPS_DO_35				
4B	VREFBIAND_HPS	HPS DDR					I25			HPS_DO_33	HPS_DO_33				
4B	VREFBIAND_HPS	HPS DDR					AC28			HPS_DO_34	HPS_DO_34				
4B	VREFBIAND_HPS	HPS DDR					I28			HPS_DO_32	HPS_DO_32				
4B	VREFBIAND_HPS	HPS GP12					AC27								
4B	VREFBIAND_HPS	HPS GP11					U16								
4B	VREFBIAND_HPS	HPS DDR					MS28			HPS_DM_3	HPS_DM_3				
4B	VREFBIAND_HPS	HPS GP10					U15								
4B	VREFBIAND_HPS	HPS DDR					AA27			HPS_DO_31	HPS_DO_31				
4B	VREFBIAND_HPS	HPS DDR					I24			HPS_DO_29	HPS_DO_29				
4B	VREFBIAND_HPS	HPS DDR					Y27			HPS_DO_30	HPS_DO_30				
4B	VREFBIAND_HPS	HPS DDR					R24			HPS_DO_28	HPS_DO_28				
4B	VREFBIAND_HPS	VREFBIAND_HPS					I27								
4B	VREFBIAND_HPS	HPS DDR					U19			HPS_DO2_3	HPS_DO2_3				
4B	VREFBIAND_HPS	HPS GP9					V26								
4B	VREFBIAND_HPS	HPS DDR					I20			HPS_CS2#_3	HPS_CS2#_3				
4B	VREFBIAND_HPS	HPS DDR					W26			HPS_DO_27	HPS_DO_27				
4B	VREFBIAND_HPS	HPS DDR					R25			HPS_DO_26	HPS_DO_26				
4B	VREFBIAND_HPS	HPS DDR					AA28			HPS_DO_25	HPS_DO_25				
4B	VREFBIAND_HPS	HPS DDR					R26			HPS_DO_26	HPS_DO_26				
4B	VREFBIAND_HPS	HPS GP8					V28			HPS_DO_24	HPS_DO_24				
4B	VREFBIAND_HPS	HPS GP7					V18								
4B	VREFBIAND_HPS	HPS DDR					W28			HPS_DM_2	HPS_DM_2				
4B	VREFBIAND_HPS	HPS GP6					I17								
4B	VREFBIAND_HPS	HPS DDR					V27			HPS_DO_23	HPS_DO_23				
4B	VREFBIAND_HPS	HPS DDR					N27			HPS_DO_21	HPS_DO_21				
4B	VREFBIAND_HPS	HPS DDR					R27			HPS_DO_22	HPS_DO_22				
4B	VREFBIAND_HPS	HPS DDR					N26			HPS_DO_20	HPS_DO_20				
4B	VREFBIAND_HPS	HPS GP5					P26								
4B	VREFBIAND_HPS	HPS DDR					V18			HPS_CS2_2	HPS_CS2_2				
4B	VREFBIAND_HPS	HPS DDR					V28			HPS_CS2#1#4	HPS_CS2#1#4				
4B	VREFBIAND_HPS	HPS DDR					I16			HPS_CS2#_2	HPS_CS2#_2				
4B	VREFBIAND_HPS	HPS DDR					U28			HPS_DO_19	HPS_DO_19				
4B	VREFBIAND_HPS	HPS DDR					N25			HPS_DO_17	HPS_DO_17				
4B	VREFBIAND_HPS	HPS DDR					I28			HPS_DO_18	HPS_DO_18				
4B	VREFBIAND_HPS	HPS DDR					R28			HPS_DO_16	HPS_DO_16				
4A	VREFBIAND_HPS	HPS GP3					S21								
4A	VREFBIAND_HPS	HPS DDR					R26			HPS_DM_1	HPS_DM_1				
4A	VREFBIAND_HPS	HPS GP2					R26								
4A	VREFBIAND_HPS	HPS DDR					N28			HPS_DO_15	HPS_DO_15				
4A	VREFBIAND_HPS	HPS DDR					I28			HPS_DO_13	HPS_DO_13				
4A	VREFBIAND_HPS	HPS DDR					MS28			HPS_DO_14	HPS_DO_14				
4A	VREFBIAND_HPS	HPS DDR					M27			HPS_DO_12	HPS_DO_12				
4A	VREFBIAND_HPS	HPS GP1					I29			HPS_CKE_0	HPS_CKE_0				
4A	VREFBIAND_HPS	HPS DDR					R19			HPS_CS2_1	HPS_CS2_1				
4A	VREFBIAND_HPS	HPS DDR					K28			HPS_CKE_1	HPS_CKE_1				
4A	VREFBIAND_HPS	HPS DDR					R18			HPS_CS2#_1	HPS_CS2#_1				
4A	VREFBIAND_HPS	HPS DDR					J28			HPS_DO_11	HPS_DO_11				
4A	VREFBIAND_HPS	HPS DDR					J28								
4A	VREFBIAND_HPS	HPS DDR					L26			HPS_DO_9	HPS_DO_9				
4A	VREFBIAND_HPS	HPS DDR					K27			HPS_DO_10	HPS_DO_10				
4A	VREFBIAND_HPS	HPS DDR					K25			HPS_DO_8	HPS_DO_8				
4A	VREFBIAND_HPS	HPS GP1					K27								
4A	VREFBIAND_HPS	HPS GP0					M25								
4A	VREFBIAND_HPS	HPS DDR					G28			HPS_DM_0	HPS_DM_0				
4A	VREFBIAND_HPS	HPS DDR					F28			HPS_DO_7	HPS_DO_7				
4A	VREFBIAND_HPS	HPS DDR					K26			HPS_DO_5	HPS_DO_5				
4A	VREFBIAND_HPS	HPS DDR					G27			HPS_DO_6	HPS_DO_6				
4A	VREFBIAND_HPS	HPS DDR					J26			HPS_DO_4	HPS_DO_4				
4A	VREFBIAND_HPS	HPS DDR					G26			HPS_DO_2	HPS_DO_2				
4A	VREFBIAND_HPS	HPS DDR					G26			HPS_DO2_1	HPS_DO2_1				
4A	VREFBIAND_HPS	HPS DDR					R17			HPS_CS2_0	HPS_CS2_0				
4A	VREFBIAND_HPS	HPS DDR					D28			HPS_DO2_0	HPS_DO2_0				
4A	VREFBIAND_HPS	HPS DDR					R16			HPS_CS2#_0	HPS_CS2#_0				
4A	VREFBIAND_HPS	HPS DDR					D27			HPS_DO_3	HPS_DO_3				
4A	VREFBIAND_HPS	HPS DDR					J24			HPS_DO_1	HPS_DO_1				
4A	VREFBIAND_HPS	HPS DDR					F28			HPS_DO_2	HPS_DO_2				
4A	VREFBIAND_HPS	HPS DDR					J25			HPS_DO_0	HPS_DO_0				
4A	VREFBIAND_HPS	VREFBIAND_HPS					H28								
4A	VREFBIAND_HPS	HPS DDR					D28			HPS_A_0	HPS_CA_0				
4A	VREFBIAND_HPS	HPS DDR					B28			HPS_A_1	HPS_CA_1				
4A	VREFBIAND_HPS	HPS DDR					J21			HPS_A_4	HPS_CA_4				
4A	VREFBIAND_HPS	HPS DDR					R26			HPS_A_2	HPS_CA_2				
4A	VREFBIAND_H														



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U672	DQS for X8	DQS for X16	HMC Pin Assignment for DQS#00D82 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
6A	VREFBAND	HPS DDR				F54									
6A	VREFBAND	HPS RZO_0				D65									
		GND				F23									
		GND				E23									
		HPS_nRST				A23									
7A		HPS_nPOR				H19									
7A		HPS_TDO				B03									
		VCCRSTCLK_HPS				J19									
7A		HPS_TMS				C23									
7A		HPS_TCK				K19									
7A		HPS_TRST				C22									
7A		HPS_TDI				D22									
		GND				D21									
7A		HPS_PORSEL				E18									
		HPS_CLK1				E20									
		HPS_CLK2				D20									
7A	VREF#	TRACE_CLK	TRACE_CLK			C21						TRACE_CLK			HPS_GP048
7A	VREF#	TRACE_D0	TRACE_D0			A22						TRACE_D0			HPS_GP049
7A	VREF#	TRACE_D1	TRACE_D1			B21						TRACE_D1			HPS_GP050
7A	VREF#	TRACE_D2	TRACE_D2			A21						TRACE_D2			HPS_GP051
7A	VREF#	TRACE_D3	TRACE_D3			K18						TRACE_D3			HPS_GP052
7A	VREF#	TRACE_D4	TRACE_D4			A20						TRACE_D4			HPS_GP053
7A	VREF#	TRACE_D5	TRACE_D5			J18						TRACE_D5			HPS_GP054
7A	VREF#	TRACE_D6	TRACE_D6			H19						TRACE_D6			HPS_GP055
7A	VREF#	TRACE_D7	TRACE_D7			C18						TRACE_D7			HPS_GP056
7A	VREF#	SPWM_CLK	SPWM_CLK			A18						SPWM_CLK			HPS_GP057
7A	VREF#	SPWM_MISO	SPWM_MISO			C17						SPWM_MISO			HPS_GP058
7A	VREF#	SPWM_MISO	SPWM_MISO			B18						SPWM_MISO			HPS_GP059
7A	VREF#	SPWM_SS0/BOOTSEL0	SPWM_SS0/BOOTSEL0			J17						SPWM_SS0			HPS_GP060
7A	VREF#	UART0_RX	UART0_RX			A17						UART0_RX			HPS_GP061
7A	VREF#	UART0_TX	UART0_TX			H17						UART0_TX			HPS_GP062
7A	VREF#	DOC_SDA	DOC_SDA			C19						DOC_SDA			HPS_GP063
7A	VREF#	DOC_SCL	DOC_SCL			B18						DOC_SCL			HPS_GP064
7A	VREF#	CAN0_RX	CAN0_RX			C19						CAN0_RX			HPS_GP065
7A	VREF#	CAN0_TX	CAN0_TX			B18						CAN0_TX			HPS_GP066
7B	VREF#	GMII_TX_CLK	GMII_TX_CLK			J15						GMII_TX_CLK			HPS_GP067
7B	VREF#	GMII_TXD0	GMII_TXD0			A16						GMII_TXD0			HPS_GP068
7B	VREF#	GMII_CLE	GMII_CLE			J14						GMII_CLE			HPS_GP069
7B	VREF#	GMII_TXD1	GMII_TXD1			A15						GMII_TXD1			HPS_GP070
7B	VREF#	GMII_TXD2	GMII_TXD2			A16						GMII_TXD2			HPS_GP071
7B	VREF#	GMII_TXD3	GMII_TXD3			D17						GMII_TXD3			HPS_GP072
7B	VREF#	GMII_RXD0	GMII_RXD0			A14						GMII_RXD0			HPS_GP073
7B	VREF#	GMII_RXD1	GMII_RXD1			E16						GMII_RXD1			HPS_GP074
7B	VREF#	GMII_RXD2	GMII_RXD2			A13						GMII_RXD2			HPS_GP075
7B	VREF#	GMII_RXD3	GMII_RXD3			J13						GMII_RXD3			HPS_GP076
7B	VREF#	GMII_RX_CTL	GMII_RX_CTL			A12						GMII_RX_CTL			HPS_GP077
7B	VREF#	GMII_RX_CLK	GMII_RX_CLK			J12						GMII_RX_CLK			HPS_GP078
7B	VREF#	GMII_RXD4	GMII_RXD4			A11						GMII_RXD4			HPS_GP079
7B	VREF#	GMII_RXD5	GMII_RXD5			C15						GMII_RXD5			HPS_GP080
7B	VREF#	GMII_RXD6	GMII_RXD6			A9						GMII_RXD6			HPS_GP081
7B	VREF#	GMII_RXD7	GMII_RXD7			D15						GMII_RXD7			HPS_GP082
7B	VREF#	GMII_TXD0	GMII_TXD0			A8						GMII_TXD0			HPS_GP083
7B	VREF#	GMII_TXD1	GMII_TXD1			H6						GMII_TXD1			HPS_GP084
7B	VREF#	GMII_TXD2	GMII_TXD2			H16						GMII_TXD2			HPS_GP085
7B	VREF#	GMII_TXD3	GMII_TXD3			A7						GMII_TXD3			HPS_GP086
7B	VREF#	GMII_TXD4	GMII_TXD4			J16						GMII_TXD4			HPS_GP087
7B	VREF#	GMII_TXD5	GMII_TXD5			A6						GMII_TXD5			HPS_GP088
7B	VREF#	GMII_TXD6	GMII_TXD6			C14						GMII_TXD6			HPS_GP089
7B	VREF#	GMII_TXD7	GMII_TXD7			B14						GMII_TXD7			HPS_GP090
7C	VREF#	SDMMC_CMD	SDMMC_CMD			D14						SDMMC_CMD			HPS_GP091
7C	VREF#	SDMMC_PWREN	SDMMC_PWREN			A5						SDMMC_PWREN			HPS_GP092
7C	VREF#	SDMMC_D0	SDMMC_D0			C13						SDMMC_D0			HPS_GP093
7C	VREF#	SDMMC_D1	SDMMC_D1			B6						SDMMC_D1			HPS_GP094
7C	VREF#	SDMMC_D2	SDMMC_D2			H6						SDMMC_D2			HPS_GP095
7C	VREF#	SDMMC_D3	SDMMC_D3			H3						SDMMC_D3			HPS_GP096
7C	VREF#	SDMMC_D4	SDMMC_D4			B3						SDMMC_D4			HPS_GP097
7C	VREF#	SDMMC_D5	SDMMC_D5			A4						SDMMC_D5			HPS_GP098
7C	VREF#	SDMMC_D6	SDMMC_D6			H12						SDMMC_D6			HPS_GP099
7C	VREF#	SDMMC_D7	SDMMC_D7			B4						SDMMC_D7			HPS_GP100
7C	VREF#	USB0_D0	USB0_D0			B12						USB0_D0			HPS_GP101
7C	VREF#	SDMMC_CLK_OUT	SDMMC_CLK_OUT			B8						SDMMC_CLK_OUT			HPS_GP102
7C	VREF#	SDMMC_D8	SDMMC_D8			B11						SDMMC_D8			HPS_GP103
7C	VREF#	SDMMC_D9	SDMMC_D9			B9						SDMMC_D9			HPS_GP104
7D	VREF#	RGMD0_TX_CLK	RGMD0_TX_CLK			E4						RGMD0_TX_CLK			HPS_GP105
7D	VREF#	RGMD0_TXD0	RGMD0_TXD0			C10						RGMD0_TXD0			HPS_GP106
7D	VREF#	RGMD0_TXD1	RGMD0_TXD1			F5						RGMD0_TXD1			HPS_GP107
7D	VREF#	RGMD0_TXD2	RGMD0_TXD2			C9						RGMD0_TXD2			HPS_GP108
7D	VREF#	RGMD0_TXD3	RGMD0_TXD3			C4						RGMD0_TXD3			HPS_GP109
7D	VREF#	RGMD0_RXD0	RGMD0_RXD0			C5						RGMD0_RXD0			HPS_GP110
7D	VREF#	RGMD0_RXD1	RGMD0_RXD1			D4						RGMD0_RXD1			HPS_GP111
7D	VREF#	RGMD0_RXD2	RGMD0_RXD2			C7						RGMD0_RXD2			HPS_GP112
7D	VREF#	RGMD0_RXD3	RGMD0_RXD3			C1						RGMD0_RXD3			HPS_GP113
7D	VREF#	RGMD0_TX_CTL	RGMD0_TX_CTL			F1						RGMD0_TX_CTL			HPS_GP114
7D	VREF#	RGMD0_RX_CTL	RGMD0_RX_CTL			C6						RGMD0_RX_CTL			HPS_GP115
7D	VREF#	RGMD0_TX_CLK	RGMD0_TX_CLK			C4						RGMD0_TX_CLK			HPS_GP116
7D	VREF#	RGMD0_RXD4	RGMD0_RXD4			C5						RGMD0_RXD4			HPS_GP117
7D	VREF#	RGMD0_RXD5	RGMD0_RXD5			E5						RGMD0_RXD5			HPS_GP118
7D	VREF#	RGMD0_RXD6	RGMD0_RXD6			D2						RGMD0_RXD6			HPS_GP119
7D	VREF#	RGMD0_RXD7	RGMD0_RXD7			D6						RGMD0_RXD7			HPS_GP120
8A	VREFBAND	ID	CLK7p	CLK7p	DFFIO_RX_Tip	DFFOUT_Tip									
8A	VREFBAND	ID	CLK7p	CLK7p	DFFIO_RX_T1n	DFFOUT_T1n									
8A	VREFBAND	ID	FPLL_TL_CLKOUT0	FPLL_TL_CLKOUT0	DFFIO_TX_Tap	DFFOUT_Tap									
8A	VREFBAND	ID	FPLL_TL_CLKOUT1	FPLL_TL_CLKOUT1	DFFIO_TX_Tan	DFFOUT_Tan									
8A	VREFBAND	ID	CLK6p_FPLL_TL_FBp	CLK6p_FPLL_TL_FBp	DFFIO_RX_Tip	DFFOUT_Tip									
8A	VREFBAND	ID	CLK6p_FPLL_TL_FBn	CLK6p_FPLL_TL_FBn	DFFIO_RX_Tbn	DFFOUT_Tbn									
9A		MSEL0		MSEL0		J10									
9A		CONF_DONE		CONF_DONE		J8									
9A		MSEL1		MSEL1		H8									
9A		nSTATUS		nSTATUS		H8									
9A		nCE		nCE		E8									
9A		MSEL2		MSEL2		G6									
9A		MSEL3		MSEL3		K10									
9A		nCONFIG		nCONFIG		F7									
9A		MSEL4		MSEL4		K5									
		GND				F6									
		GND				N8									
		GND				B8									
		GND				F2									
		GND				F1									
		GND				K2									
		GND				K1									
		GND				P2									
		GND				P1									
		GND				V2									
		GND				V1									
		GND				H82									
		GND				A81									
		GND				AF2									
		GND				AF1									
		GND				U5									
		GND				V4									
		GND				A10									
		GND				A3									
		GND				AA17									
		GND				AA2									
		GND				AA3									
		GND				AA8									
		GND				AB24									
		GND				AB27									
		GND				AB3									



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U02	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		GND					AC1								
		GND					AC2								
		GND					AC3								
		GND					AD14								
		GND					AD22								
		GND					AD25								
		GND					AD3								
		GND					AD6								
		GND					AD8								
		GND					AE1								
		GND					AE16								
		GND					AE18								
		GND					AE2								
		GND					AE3								
		GND					AF24								
		GND					AF3								
		GND					AG1								
		GND					AG17								
		GND					AG2								
		GND					AG27								
		GND					AG3								
		GND					AG7								
		GND					AH10								
		GND					AH20								
		GND					B15								
		GND					B17								
		GND					B20								
		GND					B22								
		GND					B25								
		GND					B27								
		GND					B3								
		GND					B5								
		GND					BF								
		GND					C1								
		GND					C11								
		GND					C2								
		GND					C3								
		GND					D10								
		GND					D13								
		GND					D16								
		GND					D3								
		GND					E1								
		GND					E19								
		GND					E2								
		GND					E22								
		GND					E24								
		GND					E27								
		GND					E3								
		GND					E9								
		GND					F3								
		GND					G1								
		GND					G2								
		GND					G3								
		GND					H11								
		GND					H15								
		GND					H18								
		GND					H20								
		GND					H24								
		GND					H27								
		GND					H5								
		GND					H6								
		GND					H8								
		GND					H9								
		GND					J1								
		GND					J2								
		GND					J3								
		GND					J5								
		GND					J9								
		GND					K11								
		GND					K12								
		GND					K14								
		GND					K16								
		GND					K20								
		GND					K3								
		GND					K5								
		GND					K8								
		GND					L1								
		GND					L10								
		GND					L13								
		GND					L15								
		GND					L17								
		GND					L19								
		GND					L2								
		GND					L24								
		GND					L27								
		GND					L3								
		GND					L5								
		GND					L8								
		GND					L9								
		GND					M10								
		GND					M11								
		GND					M14								
		GND					M16								
		GND					M20								
		GND					M3								
		GND					M8								
		GND					N1								
		GND					N13								
		GND					N15								
		GND					N17								
		GND					N19								
		GND					N2								
		GND					N3								
		GND					N6								
		GND					P10								
		GND					P12								
		GND					P16								
		GND					P18								
		GND					P20								
		GND					P25								
		GND					P3								
		GND					P6								
		GND					P9								
		GND					R1								
		GND					R11								
		GND					R13								
		GND					R15								
		GND					R2								
		GND					R5								
		GND					R8								
		GND					T10								
		GND					T14								
		GND					T3								
		GND					U1								
		GND					U12								



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		GND					I17								
		GND					I2								
		GND					U20								
		GND					U24								
		GND					U27								
		GND					U8								
		GND					U8								
		GND					V14								
		GND					V3								
		GND					V8								
		GND					V9								
		GND					W1								
		GND					W16								
		GND					W18								
		GND					W2								
		GND					W3								
		GND					W4								
		GND					Y12								
		GND					Y14								
		GND					Y20								
		GND					Y26								
		GND					Y3								
		GND					Z26								
		GND					Z27								
		VCC					J11								
		VCC					K13								
		VCC					K16								
		VCC					L11								
		VCC					L12								
		VCC					L14								
		VCC					M12								
		VCC					M13								
		VCC					M16								
		VCC					U8								
		VCC					N10								
		VCC					N11								
		VCC					N12								
		VCC					N14								
		VCC					N8								
		VCC					P11								
		VCC					P13								
		VCC					P14								
		VCC					P16								
		VCC					R10								
		VCC					R12								
		VCC					R14								
		VCC					R9								
		VCC					T13								
		VCC					T9								
		VCC					L4								
		VCC					T4								
		VCC					M5								
		VCC					N5								
		VCC					R5								
		VCC					T5								
		VCC					U26								
		DNU					A2								
		DNU					B2								
		DNU					D1								
		DNU					D2								
		DNU					H1								
		DNU					H2								
		DNU					M1								
		DNU					M2								
		DNU					T1								
		DNU					T2								
		DNU					Y1								
		DNU					Y2								
		DNU					AD1								
		DNU					AD2								
		DNU					U8								
		DNU					AE14								
		DNU					D23								
		DNU					E12								
		DNU					V10								
		VCCP6M					AD24								
		VCCP6M					H18								
		VCCP6M					D7								
		VCCBAT					AA5								
		VCCIO3A					H5								
		VCCIO3A					AA12								
		VCCIO3B					AE10								
		VCCIO3B					AE13								
		VCCIO3B					AG4								
		VCCIO4A					AA16								
		VCCIO4A					AE1								
		VCCIO4A					AF14								
		VCCIO4A					AF19								
		VCCIO4A					AG13								
		VCCIO4A					AG22								
		VCCIO4A					AH15								
		VCCIO4A					AK25								
		VCCIO4A					W13								
		VCCIO5A					AC25								
		VCCIO5A					W17								
		VCCIO5B					W25								
		VCCIO5B					C25								
		VCCIO5A HPS					C27								
		VCCIO5A HPS					F27								
		VCCIO5A HPS					G24								
		VCCIO5A HPS					H21								
		VCCIO5A HPS					H26								
		VCCIO5A HPS					L26								
		VCCIO5A HPS					M21								
		VCCIO5B HPS					AD27								
		VCCIO5B HPS					P27								
		VCCIO5B HPS					T23								
		VCCIO5B HPS					T25								
		VCCIO5B HPS					U16								
		VCCIO5B HPS					W27								
		VCCIO7A HPS					C20								
		VCCIO7A HPS					D18								
		VCCIO7B HPS					B13								
		VCCIO7B HPS					H14								
		VCCIO7D HPS					B10								
		VCCIO7D HPS					D8								
		VCCIO7D HPS					S5								
		VCCIO8A					AA10								
		VCCPD3A					AA14								
		VCCPD3A					AD13								
		VCCPD3A					AD16								
		VCCPD3A					AD18								
		VCCPD3A					AD21								
		VCCPD3A					AD2								



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		WCCPD5A					Y21								
		WCCPD5B					W19								
		WCCPD6MB_HPS					K21								
		WCCPD6B_HPS					K24								
		WCCPD6MB_HPS					M24								
		WCCPD6MB_HPS					P21								
		WCCPD6B_HPS					P24								
		WCCPD7A_HPS					E21								
		WCCPD7B_HPS					E17								
		WCCPD7C_HPS					E14								
		WCCPD7D_HPS					E13								
		WCCPD8A					E16								
		WCCPD8B					A25								
3A	VREFB3AND	VREFB3AND					AF12								
3B	VREFB3BND	VREFB3BND					AF16								
4A	VREFB4AND	VREFB4AND					AC06								
4B	VREFB4BND	VREFB4BND					AA25								
5A	VREFB5AND	VREFB5AND					D19								
5B	VREFB5BND	VREFB5BND					D9								
8A	VREFB7A/B/C/DND_HPS	VREFB7A/B/C/DND_HPS					F29								
	VREFB7AND	VREFB7AND					B1								
	WCCRSTCLK_HPS	WCCRSTCLK_HPS					P4								
	RREF_TL	RREF_TL					Q4								
	WCCA_FPLL	WCCA_FPLL					U5								
	WCCA_FPLL	WCCA_FPLL					J4								
	WCCA_FPLL	WCCA_FPLL					AA21								
	WCCA_FPLL	WCCA_FPLL					M4								
	WCCA_FPLL	WCCA_FPLL					R4								
	WCC_AUX	WCC_AUX					AC21								
	WCC_AUX	WCC_AUX					AC8								
	WCC_AUX	WCC_AUX					AD15								
	WCC_AUX	WCC_AUX					E15								
	WCC_AUX	WCC_AUX					F8								
	WCC_AUX_SHARED	WCC_AUX_SHARED					F21								
	WCCRLL_HPS	WCCRLL_HPS					H23								
	WCC_HPS	WCC_HPS					U21								
	WCC_HPS	WCC_HPS					K17								
	WCC_HPS	WCC_HPS					L16								
	WCC_HPS	WCC_HPS					L18								
	WCC_HPS	WCC_HPS					M17								
	WCC_HPS	WCC_HPS					M19								
	WCC_HPS	WCC_HPS					N16								
	WCC_HPS	WCC_HPS					N18								
	WCC_HPS	WCC_HPS					P17								
	WCC_HPS	WCC_HPS					P19								

Notes:  
 (1) For more information about pin definitions and pin connection guidelines, refer to the Cyclone V Device Family Pin Connection Guidelines.  
 (2) HPS DDR pins are for memory interface only. For the dedicated pin function corresponding with the respective memory interfaces, refer to the HMC columns.  
 (3) RESET pin is only applicable for DDR3 device.







Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDRx[DDR2] (2)	HMC Pin Assignment for LDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
0B	VREFB0N0.HPS	HPS_DDR					R29			HPS_DQ_23	HPS_DQ_23				
0B	VREFB0N0.HPS	HPS_DDR					P27			HPS_DQ_21	HPS_DQ_21				
0B	VREFB0N0.HPS	HPS_DDR					N27			HPS_DQ_22	HPS_DQ_22				
0B	VREFB0N0.HPS	HPS_DDR					P28			HPS_DQ_20	HPS_DQ_20				
0B	VREFB0N0.HPS	HPS_DDR					P29								
0B	VREFB0N0.HPS	HPS_DDR					R19			HPS_DQS_2	HPS_DQS_2				
0B	VREFB0N0.HPS	HPS_DDR					P30			HPS_RESET#	HPS_RESET#				
0B	VREFB0N0.HPS	HPS_DDR					R18			HPS_DQS#_2	HPS_DQS#_2				
0B	VREFB0N0.HPS	HPS_DDR					N28			HPS_DQ_19	HPS_DQ_19				
0B	VREFB0N0.HPS	HPS_D08					L28			HPS_DQ_17	HPS_DQ_17				
0B	VREFB0N0.HPS	HPS_D08					N29			HPS_DQ_18	HPS_DQ_18				
0B	VREFB0N0.HPS	HPS_D08					L26			HPS_DQ_16	HPS_DQ_16				
0B	VREFB0N0.HPS	HPS_D08					N30								
0A	VREFB0A0.HPS	HPS_GP3					M22								
0A	VREFB0A0.HPS	HPS_D08					M28								
0A	VREFB0A0.HPS	HPS_D08					N30			HPS_DM_1	HPS_DM_1				
0A	VREFB0A0.HPS	HPS_D08					M30			HPS_DQ_15	HPS_DQ_15				
0A	VREFB0A0.HPS	HPS_D08					M27			HPS_DQ_13	HPS_DQ_13				
0A	VREFB0A0.HPS	HPS_D08					L28			HPS_DQ_14	HPS_DQ_14				
0A	VREFB0A0.HPS	HPS_D08					M26			HPS_DQ_12	HPS_DQ_12				
0A	VREFB0A0.HPS	HPS_D08					L28			HPS_OE_0	HPS_OE_0				
0A	VREFB0A0.HPS	HPS_D08					M25			HPS_DQS_1	HPS_DQS_1				
0A	VREFB0A0.HPS	HPS_D08					L30			HPS_OE_1	HPS_OE_1				
0A	VREFB0A0.HPS	HPS_D08					N24			HPS_DQS#_1	HPS_DQS#_1				
0A	VREFB0A0.HPS	HPS_D08					K27			HPS_DQ_11	HPS_DQ_11				
0A	VREFB0A0.HPS	HPS_D08					L26			HPS_DQ_9	HPS_DQ_9				
0A	VREFB0A0.HPS	HPS_D08					K28			HPS_DQ_10	HPS_DQ_10				
0A	VREFB0A0.HPS	HPS_D08					K28			HPS_DQ_8	HPS_DQ_8				
0A	VREFB0A0.HPS	HPS_GP1					J28								
0A	VREFB0A0.HPS	HPS_D08					M26								
0A	VREFB0A0.HPS	HPS_D08					K28			HPS_DM_0	HPS_DM_0				
0A	VREFB0A0.HPS	HPS_D08					J29			HPS_DQ_7	HPS_DQ_7				
0A	VREFB0A0.HPS	HPS_D08					L28			HPS_DQ_5	HPS_DQ_5				
0A	VREFB0A0.HPS	HPS_D08					J30			HPS_DQ_6	HPS_DQ_6				
0A	VREFB0A0.HPS	HPS_D08					L25			HPS_DQ_4	HPS_DQ_4				
0A	VREFB0A0.HPS	HPS_D08					K28			HPS_ODT_1	HPS_ODT_1				
0A	VREFB0A0.HPS	HPS_D08					N18			HPS_DQS_0	HPS_DQS_0				
0A	VREFB0A0.HPS	HPS_D08					H28			HPS_ODT_0	HPS_ODT_0				
0A	VREFB0A0.HPS	HPS_D08					M18			HPS_DQS#_0	HPS_DQS#_0				
0A	VREFB0A0.HPS	HPS_D08					G28			HPS_DQ_3	HPS_DQ_3				
0A	VREFB0A0.HPS	HPS_D08					K22			HPS_DQ_1	HPS_DQ_1				
0A	VREFB0A0.HPS	HPS_D08					H28			HPS_DQ_2	HPS_DQ_2				
0A	VREFB0A0.HPS	HPS_D08					K31			HPS_DQ_0	HPS_DQ_0				
0A	VREFB0A0.HPS	VREFB0A0.HPS					G27								
0A	VREFB0A0.HPS	HPS_D08					F28			HPS_A_0	HPS_CA_0				
0A	VREFB0A0.HPS	HPS_D08					G30			HPS_A_1	HPS_CA_1				
0A	VREFB0A0.HPS	HPS_D08					J25			HPS_A_4	HPS_CA_4				
0A	VREFB0A0.HPS	HPS_D08					F29			HPS_A_2	HPS_CA_2				
0A	VREFB0A0.HPS	HPS_D08					J27			HPS_A_5	HPS_CA_5				
0A	VREFB0A0.HPS	HPS_D08					F30			HPS_A_3	HPS_CA_3				
0A	VREFB0A0.HPS	HPS_D08					F29			HPS_OE	HPS_OE				
0A	VREFB0A0.HPS	HPS_D08					F29			HPS_A_6	HPS_CA_6				
0A	VREFB0A0.HPS	HPS_D08					L23			HPS_C0#	HPS_C0#				
0A	VREFB0A0.HPS	HPS_D08					F28			HPS_A_7	HPS_CA_7				
0A	VREFB0A0.HPS	HPS_D08					J24			HPS_BA_1					
0A	VREFB0A0.HPS	HPS_D08					E29			HPS_BA_0					
0A	VREFB0A0.HPS	HPS_D08					J23			HPS_BA_2					
0A	VREFB0A0.HPS	HPS_D08					E27			HPS_CAS#					
0A	VREFB0A0.HPS	HPS_D08					D30			HPS_RAS#					
0A	VREFB0A0.HPS	HPS_D08					K27			HPS_A_8	HPS_CA_8				
0A	VREFB0A0.HPS	HPS_D08					D29			HPS_A_10					
0A	VREFB0A0.HPS	HPS_D08					G26			HPS_A_9	HPS_CA_9				
0A	VREFB0A0.HPS	HPS_D08					K30			HPS_A_11					
0A	VREFB0A0.HPS	HPS_D08					H24			HPS_CSE_0	HPS_CSE_0				
0A	VREFB0A0.HPS	HPS_D08					B30			HPS_A_12					
0A	VREFB0A0.HPS	HPS_D08					K31			HPS_CSE_1	HPS_CSE_1				
0A	VREFB0A0.HPS	HPS_D08					C29			HPS_A_13					
0A	VREFB0A0.HPS	HPS_D08					H25			HPS_A_14					
0A	VREFB0A0.HPS	HPS_D08					C28			HPS_VIE#					
0A	VREFB0A0.HPS	HPS_D08					G25			HPS_A_15					
0A	VREFB0A0.HPS	HPS_R2D_0					D27								
		GND					J22								
		GND					D26								
7A		HPS_HRST					C27								
7A		HPS_HPOR					F23								
7A		HPS_TDO					B28								
7A		KCOSCLK.HPS					G28								
7A		HPS_TMS					A29								
7A		HPS_TCK					H22								
7A		HPS_TRST					A28								
7A		HPS_TDI					B27								
7A		GND					A26								
7A		HPS_PORSELE					F24								
7A		HPS_CLKI					G25								
7A		HPS_CLKO					F25								
7A	VREFB7A7B7C7D0N0.HPS	TRACE_CLK					B26			TRACE_CLK		HPS_GP048			
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D0					B25			TRACE_D0	SPIS0_CLK	LIART0_RX	HPS_GP049		
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D1					C25			TRACE_D1	SPIS0_MOSI	LIART0_TX	HPS_GP050		
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D2					K25			TRACE_D2	SPIS0_MISO	I2C1_SDA	HPS_GP051		
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D3					H23			TRACE_D3	SPIS0_SS0	I2C1_SCL	HPS_GP052		
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D4					A24			TRACE_D4	SPIS1_CLK	CAN0_RX	HPS_GP053		
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D5					G21			TRACE_D5	SPIS1_MOSI	CAN0_TX	HPS_GP054		
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D6					C24			TRACE_D6	SPIS1_SS0	I2C0_SDA	HPS_GP055		
7A	VREFB7A7B7C7D0N0.HPS	TRACE_D7					E23			TRACE_D7	SPIS1_MISO	I2C0_SCL	HPS_GP056		
7A	VREFB7A7B7C7D0N0.HPS	SPIM0_CLK					M21			SPIM0_CLK	I2C1_SDA	LIART0_CTS	HPS_GP057		
7A	VREFB7A7B7C7D0N0.HPS	SPIM0_MOSI					C22			SPIM0_MOSI	I2C1_SCL	LIART0_RTS	HPS_GP058		
7A	VREFB7A7B7C7D0N0.HPS	SPIM0_MISO					B23			SPIM0_MISO	CAN0_RX	LIART0_CTS	HPS_GP059		
7A	VREFB7A7B7C7D0N0.HPS	SPIM0_SS0/BOOTSLEL					H20			SPIM0_SS0	CAN0_TX	LIART1_RTS	HPS_GP060		
7A	VREFB7A7B7C7D0N0.HPS	LIART0_RX					B22			LIART0_RX	CAN0_RX	SPIM0_SS1	HPS_GP061		
7A	VREFB7A7B7C7D0N0.HPS	LIART0_TX_CLKSEL1					G22			LIART0_TX	CAN0_TX	SPIM1_SS1	HPS_GP062		
7A	VREFB7A7B7C7D0N0.HPS	I2C0_SDA					E21			I2C0_SDA	LIART1_RX	SPIM1_CLK	HPS_GP063		
7A	VREFB7A7B7C7D0N0.HPS	I2C0_SCL					D22			I2C0_SCL	LIART1_TX	SPIM1_MOSI	HPS_GP064		
7A	VREFB7A7B7C7D0N0.HPS	CAN0_RX					E24			CAN0_RX	LIART0_RX	SPIM1_MISO	HPS_GP065		
7A</															



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR#ADDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
7B	VREF/FAB7B7C7D9D_HPS	OSPI_SS1					C19					OSPI_SS1			HPS_GPI0X
7B	VREF/FAB7B7C7D9D_HPS	SDMMC_CMD					F18					SDMMC_CMD	USBD_D0		HPS_GPI0B
7C	VREF/FAB7B7C7D9D_HPS	SDMMC_PWREN					B17					SDMMC_PWREN	USBD_D1		HPS_GPI0Z
7C	VREF/FAB7B7C7D9D_HPS	SDMMC_D0					G18					SDMMC_D0	USBD_D2		HPS_GPI0B
7C	VREF/FAB7B7C7D9D_HPS	SDMMC_D1					C17					SDMMC_D1	USBD_D3		HPS_GPI0B
7C	VREF/FAB7B7C7D9D_HPS	SDMMC_D4					H17					SDMMC_D4	USBD_D4		HPS_GPI0B
7C	VREF/FAB7B7C7D9D_HPS	SDMMC_D5					C18					SDMMC_D5	USBD_D5		HPS_GPI0B
7C	VREF/FAB7B7C7D9D_HPS	SDMMC_D6					G17					SDMMC_D6	USBD_D6		HPS_GPI0B
7C	VREF/FAB7B7C7D9D_HPS	SDMMC_D7					E18					SDMMC_D7	USBD_D7		HPS_GPI0B
7C	VREF/FAB7B7C7D9D_HPS	HPS_GPI044					E17					USBD_CLK			HPS_GPI04
7C	VREF/FAB7B7C7D9D_HPS	SDMMC_CCLK_OUT					A16					SDMMC_CCLK_OUT	USBD_STP		HPS_GPI0A
7C	VREF/FAB7B7C7D9D_HPS	SDMMC_D2					D17					SDMMC_D2	USBD_DR		HPS_GPI0A
7C	VREF/FAB7B7C7D9D_HPS	SDMMC_D3					B16					SDMMC_D3	USBD_NXT		HPS_GPI0A
7D	VREF/FAB7B7C7D9D_HPS	RGMD0_TX_CLK					F16					RGMD0_TX_CLK			HPS_GPI0D
7D	VREF/FAB7B7C7D9D_HPS	RGMD0_TXD0					E16					RGMD0_TXD0	USBD_D0		HPS_GPI0D
7D	VREF/FAB7B7C7D9D_HPS	RGMD0_TXD1					G16					RGMD0_TXD1	USBD_D1		HPS_GPI0D
7D	VREF/FAB7B7C7D9D_HPS	RGMD0_TXD2					D16					RGMD0_TXD2	USBD_D2		HPS_GPI0D
7D	VREF/FAB7B7C7D9D_HPS	RGMD0_TXD3					C14					RGMD0_TXD3	USBD_D3		HPS_GPI0D
7D	VREF/FAB7B7C7D9D_HPS	RGMD0_RXD0					A15					RGMD0_RXD0	USBD_D4		HPS_GPI0D
7D	VREF/FAB7B7C7D9D_HPS	RGMD0_RXD1					C14					RGMD0_RXD1	USBD_D5	DC2_SDA	HPS_GPI0E
7D	VREF/FAB7B7C7D9D_HPS	RGMD0_RXD2					B15					RGMD0_RXD2	USBD_D6	DC2_SCL	HPS_GPI0E
7D	VREF/FAB7B7C7D9D_HPS	RGMD0_RXD3					H15					RGMD0_RXD3	USBD_D7		HPS_GPI0E
7D	VREF/FAB7B7C7D9D_HPS	RGMD0_RX_CTL					C15					RGMD0_RX_CTL			HPS_GPI0E
7D	VREF/FAB7B7C7D9D_HPS	RGMD0_RX_CLK					E14					RGMD0_RX_CLK	USBI_CJK		HPS_GPI0F
7D	VREF/FAB7B7C7D9D_HPS	RGMD0_RXD1					C15					RGMD0_RXD1	USBI_STP		HPS_GPI0F
7D	VREF/FAB7B7C7D9D_HPS	RGMD0_RXD2					E14					RGMD0_RXD2	USBI_DIR		HPS_GPI0F
7D	VREF/FAB7B7C7D9D_HPS	RGMD0_RXD3					A14					RGMD0_RXD3	USBI_NXT		HPS_GPI0F
8A	VREF/BAND	ID	CLK7p		DIFFIO_RX_T1p	DIFFOUT_T1p	H15								
8A	VREF/BAND	ID		CLK7h	DIFFIO_TX_T2p	DIFFOUT_T2p	B13	DQ1T							
8A	VREF/BAND	ID			DIFFIO_RX_T1n	DIFFOUT_T1n	C16	DQ1T							
8A	VREF/BAND	ID			DIFFIO_TX_T2n	DIFFOUT_T2n	A13	DQ1T							
8A	VREF/BAND	ID			DIFFIO_RX_T3p	DIFFOUT_T3p	C13	DQ1T							
8A	VREF/BAND	ID			DIFFIO_TX_T4p	DIFFOUT_T4p	H11	DQ1T							
8A	VREF/BAND	ID		FPLL_TL_CLKOUT1,FPLL_TL_CLKOUT2,FPLL_TL_FB	DIFFIO_RX_T3n	DIFFOUT_T3n	B12	DQ1T							
8A	VREF/BAND	ID			DIFFIO_TX_T4n	DIFFOUT_T4n	A10	DQ1T							
8A	VREF/BAND	ID		FPLL_TL_CLKOUT1,FPLL_TL_CLKOUT2	DIFFIO_RX_T5p	DIFFOUT_T5p	F15	DQSs1T							
8A	VREF/BAND	ID			DIFFIO_TX_T6p	DIFFOUT_T6p	C12								
8A	VREF/BAND	ID			DIFFIO_RX_T5n	DIFFOUT_T5n	F14	DQSs1T							
8A	VREF/BAND	ID			DIFFIO_TX_T6n	DIFFOUT_T6n	B11								
8A	VREF/BAND	ID			DIFFIO_RX_T7p	DIFFOUT_T7p	D11	DQ1T							
8A	VREF/BAND	ID			DIFFIO_TX_T8p	DIFFOUT_T8p	A9	DQ1T							
8A	VREF/BAND	ID			DIFFIO_RX_T7n	DIFFOUT_T7n	D10	DQ1T							
8A	VREF/BAND	ID			DIFFIO_TX_T8n	DIFFOUT_T8n	A8								
8A	VREF/BAND	ID	CLK6p,FPLL_TL_FBn		DIFFIO_RX_T9p	DIFFOUT_T9p	K14								
8A	VREF/BAND	ID			DIFFIO_TX_T9p	DIFFOUT_T9p	J7	DQ2T							
8A	VREF/BAND	ID	CLK6n,FPLL_TL_FBn		DIFFIO_RX_T8n	DIFFOUT_T8n	J4								
8A	VREF/BAND	ID			DIFFIO_TX_T10n	DIFFOUT_T10n	B7	DQ2T							
8A	VREF/BAND	ID			DIFFIO_RX_T11p	DIFFOUT_T11p	C8	DQ2T							
8A	VREF/BAND	ID			DIFFIO_TX_T12p	DIFFOUT_T12p	C8	DQ2T							
8A	VREF/BAND	ID			DIFFIO_RX_T11n	DIFFOUT_T11n	D9	DQ2T							
8A	VREF/BAND	ID			DIFFIO_TX_T12n	DIFFOUT_T12n	B8	DQ2T							
8A	VREF/BAND	ID			DIFFIO_RX_T13p	DIFFOUT_T13p	H14	DQSs2T							
8A	VREF/BAND	ID			DIFFIO_TX_T13p	DIFFOUT_T13p	C10								
8A	VREF/BAND	ID			DIFFIO_RX_T13n	DIFFOUT_T13n	G13	DQSs2T							
8A	VREF/BAND	ID			DIFFIO_TX_T14n	DIFFOUT_T14n	C9	DQ2T							
8A	VREF/BAND	ID			DIFFIO_RX_T15p	DIFFOUT_T15p	F13	DQ2T							
8A	VREF/BAND	ID			DIFFIO_TX_T15p	DIFFOUT_T15p	A6	DQ2T							
8A	VREF/BAND	ID			DIFFIO_RX_T15n	DIFFOUT_T15n	E13	DQ2T							
8A	VREF/BAND	ID			DIFFIO_TX_T16n	DIFFOUT_T16n	A5								
8A	VREF/BAND	ID			DIFFIO_RX_T17p	DIFFOUT_T17p	H6								
8A	VREF/BAND	ID			DIFFIO_TX_T18p	DIFFOUT_T18p	A4	DQ3T							
8A	VREF/BAND	ID			DIFFIO_RX_T17n	DIFFOUT_T17n	G8								
8A	VREF/BAND	ID			DIFFIO_TX_T18n	DIFFOUT_T18n	A3	DQ3T							
8A	VREF/BAND	ID			DIFFIO_RX_T19p	DIFFOUT_T19p	E12	DQ3T							
8A	VREF/BAND	ID			DIFFIO_TX_T20p	DIFFOUT_T20p	D6	DQ3T							
8A	VREF/BAND	ID			DIFFIO_RX_T19n	DIFFOUT_T19n	D12	DQ3T							
8A	VREF/BAND	ID			DIFFIO_TX_T20n	DIFFOUT_T20n	C5	DQ3T							
8A	VREF/BAND	ID			DIFFIO_RX_T21p	DIFFOUT_T21p	H12	DQSs3T							
8A	VREF/BAND	ID			DIFFIO_TX_T22p	DIFFOUT_T22p	C4	DQ3T							
8A	VREF/BAND	ID			DIFFIO_RX_T22n	DIFFOUT_T22n	F11	DQ3T							
8A	VREF/BAND	ID			DIFFIO_TX_T23p	DIFFOUT_T23p	E8	DQ3T							
8A	VREF/BAND	ID			DIFFIO_RX_T23n	DIFFOUT_T23n	E11	DQ3T							
8A	VREF/BAND	ID			DIFFIO_TX_T24p	DIFFOUT_T24p	D7								
8A	VREF/BAND	ID			DIFFIO_RX_T25p	DIFFOUT_T25p	J7								
8A	VREF/BAND	ID			DIFFIO_TX_T26p	DIFFOUT_T26p	B3	DQ4T							
8A	VREF/BAND	ID			DIFFIO_RX_T25n	DIFFOUT_T25n	H7	DQ4T							
8A	VREF/BAND	ID			DIFFIO_TX_T26n	DIFFOUT_T26n	B1	DQ4T							
8A	VREF/BAND	ID			DIFFIO_RX_T27p	DIFFOUT_T27p	B6	DQ4T							
8A	VREF/BAND	ID			DIFFIO_TX_T27p	DIFFOUT_T27p	C3	DQ4T							
8A	VREF/BAND	ID			DIFFIO_RX_T27n	DIFFOUT_T27n	B5	DQ4T							
8A	VREF/BAND	ID			DIFFIO_TX_T28p	DIFFOUT_T28p	B3	DQ4T							
8A	VREF/BAND	ID			DIFFIO_RX_T29p	DIFFOUT_T29p	K12	DQSs4T							
8A	VREF/BAND	ID			DIFFIO_TX_T30p	DIFFOUT_T30p	D2								
8A	VREF/BAND	ID			DIFFIO_RX_T29n	DIFFOUT_T29n	J12	DQSs4T							
8A	VREF/BAND	ID			DIFFIO_TX_T30n	DIFFOUT_T30n	C2	DQ4T							
8A	VREF/BAND	ID			DIFFIO_RX_T31p	DIFFOUT_T31p	G12	DQ4T							
8A	VREF/BAND	ID			DIFFIO_TX_T32p	DIFFOUT_T32p	E4	DQ4T							
8A	VREF/BAND	ID			DIFFIO_RX_T31n	DIFFOUT_T31n	G11	DQ4T							
8A	VREF/BAND	ID			DIFFIO_TX_T32n	DIFFOUT_T32n	D4								
8A	VREF/BAND	ID			DIFFIO_RX_T32n	DIFFOUT_T32n	K7								
8A	VREF/BAND	ID			DIFFIO_TX_T34p	DIFFOUT_T34p	E3	DQS5T	DQ2T						
8A	VREF/BAND	ID			DIFFIO_RX_T33p	DIFFOUT_T33p	K9								
8A	VREF/BAND	ID			DIFFIO_TX_T34n	DIFFOUT_T34n	F2	DQS5T	DQ2T						
8A	VREF/BAND	ID			DIFFIO_RX_T35p	DIFFOUT_T35p	G10	DQS5T	DQ2T						
8A	VREF/BAND	ID			DIFFIO_TX_T36p	DIFFOUT_T36p	E1	DQS5T	DQ2T						
8A	VREF/BAND	ID			DIFFIO_RX_T35n	DIFFOUT_T35n	F10	DQS5T	DQ2T						
8A	VREF/BAND	ID			DIFFIO_TX_T36n	DIFFOUT_T36n	D1	DQS5T	DQ2T						
8A	VREF/BAND	ID			DIFFIO_RX_T37p	DIFFOUT_T37p	J10	DQSs5T	DQ2T						
8A	VREF/BAND	ID			DIFFIO_TX_T37p	DIFFOUT_T37p	E7								
8A	VREF/BAND	ID			DIFFIO_RX_T37n	DIFFOUT_T37n	J8	DQSs5T	DQ2T						
8A	VREF/BAND	ID			DIFFIO_TX_T38p	DIFFOUT_T38p	E6	DQS5T	DQ2T						
8A	VREF/BAND	ID			DIFFIO_RX_T38n	DIFFOUT_T38n	F9	DQS5T	DQ2T						
8A	VREF/BAND	ID			DIFFIO_TX_T40p	DIFFOUT_T40p	G7	DQS5T	DQ2T						
8A	VREF/BAND	ID			DIFFIO_RX_T39n	DIFFOUT_T39n	F8	DQS5T	DQ2T						
8A	VREF/BAND	ID			DIFFIO_TX_T40n	DIFFOUT_T40n	F6								
8A	VREF/BAND	ID					L8								
8A	VREF/BAND	ID			CONF_DONE	CONF_DONE	F3								
8A	VREF/BAND	ID			MSEL1	MSEL1	M6								
8A	VREF/BAND	ID			rSTATUS	rSTATUS	F4								
8A	VREF/BAND	ID			ncf	ncf	G5								
8A	VREF/BAND	ID			MSEL2	MSEL2	G6								
8A	VREF/BAND	ID			MSEL3	MSEL3	L7								
8A	VREF/BAND	ID			ncONFIG	ncONFIG	J6								
8A	VREF/BAND	ID			MSEL4	MSEL4	L8								
8A	VREF/BAND	ID			GND		J6								
8A	VREF/BAND	ID			GND		J7								
8A	VREF/BAND	ID			GND		L1								
8A	VREF/BAND	ID			GND		L2								
8A	VREF/BAND	ID			GND		N2								
8A	VREF/BAND	ID			GND		P9								
8A	VREF/BAND	ID			GND		N1								
8A	VREF/BAND	ID			GND		P9								
8A	VREF/BAND	ID			GND		P9	</							



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		GND					T8								
		GND					T9								
		GND					R2								
		GND					R1								
		GND					U2								
		GND					U1								
		GND					W2								
		GND					W1								
		GND					AA2								
		GND					AA1								
		GND					AC2								
		GND					AC1								
		GND					AE2								
		GND					AE1								
		GND					WB								
		GND					WT								
		GND					A12								
		GND					A17								
		GND					AS								
		GND					AS2								
		GND					AG2								
		GND					AA11								
		GND					AA22								
		GND					AA3								
		GND					AA4								
		GND					AA5								
		GND					AA6								
		GND					AA8								
		GND					AB1								
		GND					AB19								
		GND					AB2								
		GND					AB29								
		GND					AB5								
		GND					AB7								
		GND					AC16								
		GND					AC26								
		GND					AC3								
		GND					AC4								
		GND					AC5								
		GND					AC8								
		GND					AD1								
		GND					AD2								
		GND					AD23								
		GND					AD5								
		GND					AE10								
		GND					AE20								
		GND					AE3								
		GND					AE4								
		GND					AF1								
		GND					AF12								
		GND					AF17								
		GND					AF2								
		GND					AF27								
		GND					AF3								
		GND					AG14								
		GND					AG24								
		GND					AG29								
		GND					AH1								
		GND					AH11								
		GND					AH21								
		GND					AH6								
		GND					AJ19								
		GND					AJ28								
		GND					AJ5								
		GND					AJ20								
		GND					AK15								
		GND					AK25								
		GND					AK5								
		GND					B14								
		GND					B19								
		GND					B24								
		GND					BC9								
		GND					BB								
		GND					C1								
		GND					C16								
		GND					C21								
		GND					C26								
		GND					C5								
		GND					D13								
		GND					D23								
		GND					D5								
		GND					E10								
		GND					E25								
		GND					E20								
		GND					F17								
		GND					F2								
		GND					F27								
		GND					F5								
		GND					F7								
		GND					G24								
		GND					G3								
		GND					G4								
		GND					H1								
		GND					H11								
		GND					H2								
		GND					H5								
		GND					J18								
		GND					J28								
		GND					L1								
		GND					J4								
		GND					J8								
		GND					K1								
		GND					K10								
		GND					K15								
		GND					K2								
		GND					K20								
		GND					K25								
		GND					K5								
		GND					L11								
		GND					L13								
		GND					L15								
		GND					L17								
		GND					L19								
		GND					L22								
		GND					L3								
		GND					L4								
		GND					L6								
		GND					M1								
		GND					M12								
		GND					M14								
		GND					M16								
		GND					M18								
		GND					M2								
		GND					M20								
		GND					M29								



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		GND					M6								
		GND					M7								
		GND					M8								
		GND					N11								
		GND					N13								
		GND					N15								
		GND					N17								
		GND					N19								
		GND					N26								
		GND					N3								
		GND					N4								
		GND					N6								
		GND					N8								
		GND					N9								
		GND					P1								
		GND					P10								
		GND					P12								
		GND					P16								
		GND					P16								
		GND					P18								
		GND					P2								
		GND					P20								
		GND					P5								
		GND					P7								
		GND					P11								
		GND					R13								
		GND					R16								
		GND					R17								
		GND					R3								
		GND					R20								
		GND					R4								
		GND					R6								
		GND					R8								
		GND					R9								
		GND					T1								
		GND					T10								
		GND					T12								
		GND					T14								
		GND					T15								
		GND					T16								
		GND					T2								
		GND					T20								
		GND					T27								
		GND					T9								
		GND					T7								
		GND					U11								
		GND					U13								
		GND					U15								
		GND					U17								
		GND					U24								
		GND					U29								
		GND					U3								
		GND					U4								
		GND					U6								
		GND					U9								
		GND					V1								
		GND					V10								
		GND					V12								
		GND					V14								
		GND					V19								
		GND					V2								
		GND					V21								
		GND					V5								
		GND					V7								
		GND					W11								
		GND					W13								
		GND					W18								
		GND					W28								
		GND					W3								
		GND					W4								
		GND					W6								
		GND					W9								
		GND					Y1								
		GND					Y10								
		GND					Y12								
		GND					Y14								
		GND					Y15								
		GND					Y2								
		GND					Y20								
		GND					Y25								
		GND					Y30								
		GND					Y5								
		GND					Y7								
		GND					Y8								
		GND					U22								
		GND					T18								
		VCC					M11								
		VCC					M13								
		VCC					M9								
		VCC					N10								
		VCC					N12								
		VCC					N14								
		VCC					P11								
		VCC					P13								
		VCC					R10								
		VCC					R12								
		VCC					R14								
		VCC					T11								
		VCC					T13								
		VCC					U10								
		VCC					U12								
		VCC					U14								
		VCC					V11								
		VCC					V13								
		VCC					V15								
		VCC					W10								
		VCC					W12								
		VCC					W14								
		VCC					V11								
		VCC					Y13								
		VCC					Y9								
		VCC					L8								
		VCC					R5								
		VCC					W5								
		VCC					AAS								
		VCC					M6								
		VCC					N5								
		VCC					T6								
		VCC					U5								
		VCC					Y6								
		VCC					U21								
		VCC					F1								
		BNU					G2								
		BNU					H3								
		BNU					H4								

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		DNU					K3								
		DNU					K4								
		DNU					M3								
		DNU					M4								
		DNU					P3								
		DNU					P4								
		DNU					T3								
		DNU					T4								
		DNU					V3								
		DNU					V4								
		DNU					V3								
		DNU					V4								
		DNU					A83								
		DNU					A84								
		DNU					AD3								
		DNU					AD4								
		DNU					AA7								
		DNU					AD15								
		DNU					ES6								
		DNU					J15								
		VCCP0M					AB10								
		VCCP0M					AA23								
		VCCP0M					J11								
		VCCP0M					HS								
		VCCIO3A					AC11								
		VCCIO3A					AD8								
		VCCIO3A					AF7								
		VCCIO3A					AG4								
		VCCIO3B					AB14								
		VCCIO3B					AD13								
		VCCIO3B					AE15								
		VCCIO3B					AJ13								
		VCCIO3B					AK8								
		VCCIO3B					AK10								
		VCCIO4A					AA17								
		VCCIO4A					AC21								
		VCCIO4A					AD18								
		VCCIO4A					AE25								
		VCCIO4A					AF22								
		VCCIO4A					AG19								
		VCCIO4A					AH16								
		VCCIO4A					AH26								
		VCCIO4A					AJ23								
		VCCIO4A					AK20								
		VCCIO5A					AB24								
		VCCIO5A					AD28								
		VCCIO5A					AG29								
		VCCIO5B					W23								
		VCCIO5B					AA27								
		VCCIO5B					AE30								
		VCCIO6A HPS					D28								
		VCCIO6A HPS					G29								
		VCCIO6A HPS					H26								
		VCCIO6A HPS					K24								
		VCCIO6A HPS					K30								
		VCCIO6A HPS					L27								
		VCCIO6A HPS					M24								
		VCCIO6A HPS					N21								
		VCCIO6B HPS					P23								
		VCCIO6B HPS					P26								
		VCCIO6B HPS					R25								
		VCCIO6B HPS					U22								
		VCCIO6B HPS					U19								
		VCCIO6B HPS					V26								
		VCCIO7A HPS					V22								
		VCCIO7A HPS					W21								
		VCCIO7B HPS					E20								
		VCCIO7B HPS					G19								
		VCCIO7S HPS					D18								
		VCCIO7D HPS					E15								
		VCCIO7B HPS					H16								
		VCCIO9A					A7								
		VCCIO9A					B4								
		VCCIO9A					C11								
		VCCIO9A					D8								
		VCCIO9A					E5								
		VCCIO9A					F12								
		VCCIO9A					G14								
		VCCIO9A					G9								
		VCCIO9A					H6								
		VCCIO9A					J13								
		VCCPD3A					AA10								
		VCCPD3A					AC10								
		VCCPD3B4A					AB18								
		VCCPD3B4A					AB20								
		VCCPD3B4A					AC13								
		VCCPD3B4A					AC15								
		VCCPD3B4A					AC17								
		VCCPD3B4A					AC19								
		VCCPD3B4A					AD16								
		VCCPD3B4A					AE21								
		VCCPD5A					V22								
		VCCPD5A					V24								
		VCCPD6B					U23								
		VCCPD6B HPS					M21								
		VCCPD6B HPS					N22								
		VCCPD6B HPS					P21								
		VCCPD6B HPS					R20								
		VCCPD6B HPS					R23								
		VCCPD7A HPS					K19								
		VCCPD7B HPS					K18								
		VCCPD7G HPS					J17								
		VCCPD7D HPS					K16								
		VCCPD8A					K11								
		VCCPD8A					K13								
		VCCPD8A					L10								
		VCCPD8A					L12								
		VCCPD8A					L14								
3A	VREFB3A0	VREFB3A0					AN6								
3B	VREFB3B0	VREFB3B0					AJ15								
4A	VREFB4A0	VREFB4A0					AK17								
5A	VREFB5A0	VREFB5A0					AK24								
5B	VREFB5B0	VREFB5B0					AK29								
	VREFB7A7B7C7D0	VREFB7A7B7C7D0	HPS				E22								
8A	VREFB8A0	VREFB8A0					B10								
		VCCST12K HPS					J20								
		RREF TL					G1								
		VCCA FPLL					N7								
		VCCA FPLL					R7								
		VCCA FPLL					V8								
		VCCA FPLL					IA8								
		VCCA FPLL					K9								
		VCCA FPLL					Y22								
		VCCA FPLL					AB8								
		VCCA FPLL					P6								



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F896	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0	
		VCCA_FPLL					V8									
		VCC_AUX					AB11									
		VCC_AUX					AB16									
		VCC_AUX					AD22									
		VCC_AUX					H10									
		VCC_AUX					J16									
		VCC_AUX_SHARED					K21									
		VCCPLL_HPS					L21									
		VCC_HPS					U18									
		VCC_HPS					L16									
		VCC_HPS					L18									
		VCC_HPS					L20									
		VCC_HPS					M15									
		VCC_HPS					N20									
		VCC_HPS					P19									
		VCC_HPS					P17									
		VCC_HPS					P19									
		VCC_HPS					R16									
		VCC_HPS					T17									
		VCC_HPS					T19									
		VCC_HPS					U16									

Notes:

- (1) For more information about pin definitions and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).
- (2) HPS DDR pins are for memory interface only. For the dedicated pin function corresponding with the respective memory interfaces, refer to the HMC columns.
- (3) RESET pin is only applicable for DDR3 device.



Pin Information for the Cyclone® V 5CSEMA6 Device  
Version 1.4

Version Number	Date	Changes Made
1.0	10/18/2012	Initial release.
1.1	1/17/2013	A pin that was marked as VCC_HPS has been corrected to VCCRSTCLK_HPS
1.2	3/25/2013	Updated the following pin names: - Changed SDMMC_CLK_IN to SDMMC_FB_CLK_IN - Changed SDMMC_CLK to SDMMC_CCLK_OUT
1.3	9/30/2014	- Remove corresponding bank number from VCCRSTCLK_HPS pin. - Changed HMC Pin Assignment for DDR3 to HMC Pin Assignment for DDR3/DDR2. - Added note 3.
1.4	12/23/2016	-Renamed SDMMC_FB_CLK_IN to HPS_GPIO44.