

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U02	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3ADDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0	
		GND					AC1									
		GND					AC2									
		GND					AC3									
		GND					AD14									
		GND					AD22									
		GND					AD25									
		GND					AD3									
		GND					AD6									
		GND					AD8									
		GND					AE1									
		GND					AE16									
		GND					AE18									
		GND					AE2									
		GND					AE3									
		GND					AF24									
		GND					AF3									
		GND					AG1									
		GND					AG17									
		GND					AG2									
		GND					AG27									
		GND					AG3									
		GND					AG7									
		GND					AH10									
		GND					AH8									
		GND					B15									
		GND					B17									
		GND					B20									
		GND					B22									
		GND					B25									
		GND					B27									
		GND					B3									
		GND					B5									
		GND					BF									
		GND					C1									
		GND					C11									
		GND					C2									
		GND					C3									
		GND					D10									
		GND					D13									
		GND					D16									
		GND					D3									
		GND					E1									
		GND					E19									
		GND					E2									
		GND					E22									
		GND					E24									
		GND					E27									
		GND					E3									
		GND					E9									
		GND					F3									
		GND					G1									
		GND					G2									
		GND					G3									
		GND					H11									
		GND					H15									
		GND					H18									
		GND					H20									
		GND					H24									
		GND					H27									
		GND					I5									
		GND					I3									
		GND					I25									
		GND					I29									
		GND					J1									
		GND					J2									
		GND					J3									
		GND					J5									
		GND					J9									
		GND					K11									
		GND					K12									
		GND					K14									
		GND					K16									
		GND					K20									
		GND					K3									
		GND					K5									
		GND					K6									
		GND					L14									
		GND					L1									
		GND					L12									
		GND					L13									
		GND					L15									
		GND					L17									
		GND					L19									
		GND					L2									
		GND					L24									
		GND					L27									
		GND					L3									
		GND					L5									
		GND					W4									
		GND					W3									
		GND					M10									
		GND					M11									
		GND					M14									
		GND					M16									
		GND					M20									
		GND					M3									
		GND					M8									
		GND					N1									
		GND					N13									
		GND					N15									
		GND					N17									
		GND					N19									
		GND					N2									
		GND					N3									
		GND					N6									
		GND					P10									
		GND					P12									
		GND					P16									
		GND					P18									
		GND					P20									
		GND					P25									
		GND					P3									
		GND					P6									
		GND					P9									
		GND					R1									
		GND					R11									
		GND					R13									
		GND					R15									
		GND					R2									
		GND					R2									
		GND					R8									
		GND					T10									
		GND					T14									
		GND					T3									
		GND					U1									
		GND					U12									



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		GND					I17								
		GND					I2								
		GND					U20								
		GND					U24								
		GND					U27								
		GND					U8								
		GND					U9								
		GND					V14								
		GND					V3								
		GND					V8								
		GND					V9								
		GND					W1								
		GND					W16								
		GND					W18								
		GND					W2								
		GND					W25								
		GND					W24								
		GND					V25								
		GND					W26								
		GND					W29								
		GND					W28								
		GND					W21								
		GND					V28								
		GND					K21								
		GCC					J11								
		GCC					K13								
		GCC					K16								
		GCC					L11								
		GCC					L12								
		GCC					L14								
		GCC					M12								
		GCC					M13								
		GCC					M15								
		GCC					U9								
		GCC					N10								
		GCC					N11								
		GCC					N12								
		GCC					N14								
		GCC					N8								
		GCC					P11								
		GCC					P13								
		GCC					P14								
		GCC					P16								
		GCC					R10								
		GCC					R12								
		GCC					R14								
		GCC					R9								
		GCC					T13								
		GCC					T9								
		GCC					L4								
		GCC					T4								
		GCC					M5								
		GCC					N5								
		GCC					R5								
		GCC					T5								
		GCC					U26								
		DNU					A2								
		DNU					B2								
		DNU					D1								
		DNU					D2								
		DNU					H1								
		DNU					H2								
		DNU					M1								
		DNU					M2								
		DNU					T1								
		DNU					T2								
		DNU					Y1								
		DNU					Y2								
		DNU					AD1								
		DNU					AD2								
		DNU					CD1								
		DNU					E12								
		DNU					U8								
		DNU					AE14								
		DNU					V10								
		VCCPGM					AD24								
		VCCPGM					H19								
		VCCPGM					D7								
		VCCBAT					AA5								
		VCCIO3A					H5								
		VCCIO3B					AA12								
		VCCIO3B					AE10								
		VCCIO3B					AE13								
		VCCIO3B					AG4								
		VCCIO4A					AA16								
		VCCIO4A					AE1								
		VCCIO4A					AF14								
		VCCIO4A					AF19								
		VCCIO4A					AG13								
		VCCIO4A					AG22								
		VCCIO4A					AH15								
		VCCIO4A					AK25								
		VCCIO4A					W13								
		VCCIO5A					AC25								
		VCCIO6A					W17								
		VCCIO6A_HPS					C26								
		VCCIO6A_HPS					C27								
		VCCIO6A_HPS					F27								
		VCCIO6A_HPS					E24								
		VCCIO6A_HPS					H21								
		VCCIO6A_HPS					H26								
		VCCIO6A_HPS					L28								
		VCCIO6A_HPS					M21								
		VCCIO6B_HPS					AD27								
		VCCIO6B_HPS					P27								
		VCCIO6B_HPS					I21								
		VCCIO6B_HPS					T26								
		VCCIO6B_HPS					U18								
		VCCIO6B_HPS					W27								
		VCCIO7A_HPS					CD1								
		VCCIO7A_HPS					D18								
		VCCIO7B_HPS					B13								
		VCCIO7B_HPS					H14								
		VCCIO7C_HPS					B10								
		VCCIO7D_HPS					D6								
		VCCIO7D_HPS					IS								
		VCCIO8A					EF								
		VCCPD3A					AD10								
		VCCPD3A					AA14								
		VCCPD3A					AD13								
		VCCPD3A					AD16								
		VCCPD3A					AD18								
		VCCPD3A					AD21								
		VCCPD3A					AD26								
		VCCPD3A					V21								



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U072	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		VCCPD6MB_HPS					K21								
		VCCPD6MB_HPS					K24								
		VCCPD6MB_HPS					U04								
		VCCPD6MB_HPS					P21								
		VCCPD6MB_HPS					P24								
		VCCPD7A_HPS					E21								
		VCCPD7B_HPS					E17								
		VCCPD7C_HPS					E14								
		VCCPD7D_HPS					E18								
		VCCPD8A					E16								
3A	VREFB3AND	VREFB3AND					A65								
3B	VREFB3BND	VREFB3BND					AF12								
4A	VREFB4AND	VREFB4AND					AF16								
5A	VREFB5AND	VREFB5AND					AC26								
		VREFB7A/B/C/D/E/HPS					D19								
8A	VREFB8AND	VREFB8AND					D6								
		NC					W25								
		NC					AK25								
		NC					W35								
		NC					W39								
		VCCRSTCLK_HPS					F29								
		RREF_TL					B1								
		VCCA_FPLL					W5								
		VCCA_FPLL					P4								
		VCCA_FPLL					Q4								
		VCCA_FPLL					W5								
		VCCA_FPLL					J4								
		VCCA_FPLL					AK21								
		VCCA_FPLL					M4								
		VCCA_FPLL					R4								
		VCC_AUX					AK24								
		VCC_AUX					AC8								
		VCC_AUX					AD15								
		VCC_AUX					E15								
		VCC_AUX					F8								
		VCC_AUX_SHARED					F21								
		VCCRLL_HPS					H23								
		VCC_HPS					U21								
		VCC_HPS					K17								
		VCC_HPS					L16								
		VCC_HPS					L18								
		VCC_HPS					M17								
		VCC_HPS					M15								
		VCC_HPS					M19								
		VCC_HPS					N16								
		VCC_HPS					N15								
		VCC_HPS					P17								
		VCC_HPS					P19								

Notes:

(1) For more information about pin definitions and pin connection guidelines, refer to the

[Cyclone V Device Family Pin Connection Guidelines](#).

(2) HPS DDR pins are for memory interface only. For the dedicated pin function corresponding with the respective memory interfaces, refer to the HMC columns.

(3) RESET pin is only applicable for DDR3 device.



Pin Information for the Cyclone® V 5CSEMA4 Device
Version 1.2

Version Number	Date	Changes Made
1.0	7/8/2013	Initial release.
1.1	9/30/2014	Remove corresponding bank number from VCCRSTCLK_HPS pin.
1.2	12/23/2016	-Renamed SDMMC_FB_CLK_IN to HPS_GPIO44.