



Bank Number	VF#F	PinName/Function (Z)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Outout Channel	U484	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (Z)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
3A		TDO		TDO			U4							
3A		DCSD		DATA4			AA1							
3A		TMS		TMS			V2							
3A		AS_DATA3		DATA3			AB2							
3A		CLK		CLK			V3							
3A		AS_DATA2		DATA2			V3							
3A		TDI		TDI			V4							
3A		AS_DATA1		DATA1			AA2							
3A		DCLK		DCLK			V4							
3A		AS_DATA0		DATA0			AB3							
3A	VREFBAND	ID		DATA6	DIFFIO_RX_B1n	DIFFIOUT_B1n	V5	DQ1B						
3A	VREFBAND	ID		DATA5	DIFFIO_TX_B2n	DIFFIOUT_B2n	AA5							
3A	VREFBAND	ID		DATA8	DIFFIO_RX_B1p	DIFFIOUT_B1p	V6	DQ1B						
3A	VREFBAND	ID		DATA7	DIFFIO_TX_B2p	DIFFIOUT_B2p	AA5	DQ1B						
3A	VREFBAND	ID		DATA10	DIFFIO_RX_B3n	DIFFIOUT_B3n	V5	DQS1B						
3A	VREFBAND	ID		DATA9	DIFFIO_TX_B4n	DIFFIOUT_B4n	AB7	DQ1B						
3A	VREFBAND	ID		DATA12	DIFFIO_RX_B3p	DIFFIOUT_B3p	V8	DQS1B						
3A	VREFBAND	ID		DATA11	DIFFIO_TX_B4p	DIFFIOUT_B4p	AA6							
3A	VREFBAND	ID		DATA14	DIFFIO_RX_B5n	DIFFIOUT_B5n	V7	DQ1B						
3A	VREFBAND	ID		DATA13	DIFFIO_TX_B6n	DIFFIOUT_B6n	AA7	DQ1B						
3A	VREFBAND	ID		CLAVSR	DIFFIO_RX_B5p	DIFFIOUT_B5p	V7	DQ1B						
3A	VREFBAND	ID		DATA15	DIFFIO_TX_B6p	DIFFIOUT_B6p	V8	DQ1B						
3A	VREFBAND	ID		PR_DONE	DIFFIO_RX_B7n	DIFFIOUT_B7n	V7							
3A	VREFBAND	ID		PR_READY	DIFFIO_TX_B8n	DIFFIOUT_B8n	V8	DQ1B						
3A	VREFBAND	ID		PR_ERROR	DIFFIO_RX_B7p	DIFFIOUT_B7p	V8							
3A	VREFBAND	ID			DIFFIO_TX_B8p	DIFFIOUT_B8p	V9	DQ1B						
3B	VREFBAND	ID	CLK0n,FPLL_BL_FBn		DIFFIO_RX_B31n	DIFFIOUT_B31n	V10							
3B	VREFBAND	ID	CLK0p,FPLL_BL_FBp		DIFFIO_RX_B31p	DIFFIOUT_B31p	V10							
3B	VREFBAND	ID	FPLL_BL_CLKOUT,FPLL_BL_CLKOUTn		DIFFIO_TX_B31n	DIFFIOUT_B31n	AB10							
3B	VREFBAND	ID	FPLL_BL_CLKOUT,FPLL_BL_CLKOUTp		DIFFIO_TX_B31p	DIFFIOUT_B31p	AB9							
3B	VREFBAND	ID	CLK1n		DIFFIO_RX_B32n	DIFFIOUT_B32n	AA8							
3B	VREFBAND	ID	CLK1p		DIFFIO_RX_B32p	DIFFIOUT_B32p	AA8							
4A	VREFBAND	ID	RZ0_0		DIFFIO_TX_B41n	DIFFIOUT_B41n	AA11							
4A	VREFBAND	ID			DIFFIO_RX_B42n	DIFFIOUT_B42n	AB13	DQ2B						
4A	VREFBAND	ID			DIFFIO_TX_B41p	DIFFIOUT_B41p	V11	DQ2B						
4A	VREFBAND	ID			DIFFIO_RX_B42p	DIFFIOUT_B42p	AB12	DQ2B						
4A	VREFBAND	ID			DIFFIO_TX_B43n	DIFFIOUT_B43n	W11	DQS2B						
4A	VREFBAND	ID			DIFFIO_TX_B44n	DIFFIOUT_B44n	AB14	DQ2B						
4A	VREFBAND	ID			DIFFIO_RX_B43p	DIFFIOUT_B43p	V11	DQ2B						
4A	VREFBAND	ID			DIFFIO_TX_B44p	DIFFIOUT_B44p	AA13	DQ2B						
4A	VREFBAND	ID			DIFFIO_TX_B45n	DIFFIOUT_B45n	AB17	DQ2B						
4A	VREFBAND	ID			DIFFIO_RX_B46n	DIFFIOUT_B46n	AB15	DQ2B						
4A	VREFBAND	ID			DIFFIO_TX_B45p	DIFFIOUT_B45p	AA16	DQ2B						
4A	VREFBAND	ID			DIFFIO_RX_B46p	DIFFIOUT_B46p	AA15	DQ2B						
4A	VREFBAND	ID	CLK2n		DIFFIO_RX_B47n	DIFFIOUT_B47n	V14							
4A	VREFBAND	ID			DIFFIO_TX_B48n	DIFFIOUT_B48n	AB20	DQ2B						
4A	VREFBAND	ID	CLK2p		DIFFIO_RX_B47p	DIFFIOUT_B47p	V14							
4A	VREFBAND	ID			DIFFIO_TX_B48p	DIFFIOUT_B48p	AB19	DQ2B						
4A	VREFBAND	ID	CLK3n		DIFFIO_RX_B55n	DIFFIOUT_B55n	V13							
4A	VREFBAND	ID			DIFFIO_TX_B56p	DIFFIOUT_B56p	W12							
4A	VREFBAND	ID			DIFFIO_TX_B60n	DIFFIOUT_B60n	AB18							
4A	VREFBAND	ID			DIFFIO_RX_B70n	DIFFIOUT_B70n	V16							
4A	VREFBAND	ID			DIFFIO_TX_B71p	DIFFIOUT_B71p	V18	DQ1R						
4A	VREFBAND	ID	RZ0_1		DIFFIO_RX_R2p	DIFFIOUT_R2p	V17							
5A	VREFBAND	ID		INIT_DONE	DIFFIO_RX_R2p	DIFFIOUT_R2p	V17							
5A	VREFBAND	ID		PR_REQUEST	DIFFIO_TX_R1n	DIFFIOUT_R1n	V20	DQ1R						
5A	VREFBAND	ID		CRC_ERROR	DIFFIO_RX_R2n	DIFFIOUT_R2n	V18							
5A	VREFBAND	ID		K0C0	DIFFIO_TX_B3p	DIFFIOUT_B3p	AA23	DQ1R						
5A	VREFBAND	ID			DIFFIO_RX_R4p	DIFFIOUT_R4p	U18	DQ1R						
5A	VREFBAND	ID		GP_CONF_DONE	DIFFIO_TX_R3n	DIFFIOUT_R3n	V21	DQ1R						
5A	VREFBAND	ID			DIFFIO_RX_R4n	DIFFIOUT_R4n	V19	DQ1R						
5A	VREFBAND	ID		DEV_OE	DIFFIO_TX_R5p	DIFFIOUT_R5p	AB22							
5A	VREFBAND	ID		DEV_CLRn	DIFFIO_RX_R6p	DIFFIOUT_R6p	V16	DQS1R						
5A	VREFBAND	ID			DIFFIO_TX_R6n	DIFFIOUT_R6n	AA22	DQ1R						
5A	VREFBAND	ID			DIFFIO_RX_R6n	DIFFIOUT_R6n	U17	DQS1R						
5A	VREFBAND	ID			DIFFIO_TX_R7p	DIFFIOUT_R7p	V20	DQ1R						
5A	VREFBAND	ID			DIFFIO_RX_R8n	DIFFIOUT_R8n	V15	DQ1R						
5A	VREFBAND	ID			DIFFIO_TX_R7n	DIFFIOUT_R7n	W21							
5A	VREFBAND	ID			DIFFIO_RX_R8n	DIFFIOUT_R8n	V16	DQ1R						
6B	VREFBAND	HPS	HPS_DDR				R19		HPS_DM_3				HPS_DM_3	
6B	VREFBAND	HPS	HPS_DDR				T17		HPS_DQ_31				HPS_DQ_31	
6B	VREFBAND	HPS	HPS_DDR				P18		HPS_DQ_29				HPS_DQ_29	
6B	VREFBAND	HPS	HPS_DDR				T18		HPS_DQ_30				HPS_DQ_30	
6B	VREFBAND	HPS	HPS_DDR				P19		HPS_DQ_28				HPS_DQ_28	
6B	VREFBAND	HPS	VREFBAND_HPS				U20							
6B	VREFBAND	HPS	HPS_DDR				M15		HPS_DQS_3				HPS_DQS_3	
6B	VREFBAND	HPS	HPS_DDR				M15		HPS_DQS#_3				HPS_DQS#_3	
6B	VREFBAND	HPS	HPS_DDR				U22		HPS_DQ_27				HPS_DQ_27	
6B	VREFBAND	HPS	HPS_DDR				R15		HPS_DQ_25				HPS_DQ_25	
6B	VREFBAND	HPS	HPS_DDR				T20		HPS_DQ_26				HPS_DQ_26	
6B	VREFBAND	HPS	HPS_DDR				N17		HPS_DQ_24				HPS_DQ_24	
6B	VREFBAND	HPS	HPS_DDR				U19		HPS_DM_2				HPS_DM_2	
6B	VREFBAND	HPS	HPS_DDR				R20		HPS_DQ_23				HPS_DQ_23	
6B	VREFBAND	HPS	HPS_DDR				N16		HPS_DQ_21				HPS_DQ_21	
6B	VREFBAND	HPS	HPS_DDR				V21		HPS_DQ_22				HPS_DQ_22	
6B	VREFBAND	HPS	HPS_DDR				P16		HPS_DQ_20				HPS_DQ_20	
6B	VREFBAND	HPS	HPS_DDR				M14		HPS_DQS_2				HPS_DQS_2	
6B	VREFBAND	HPS	HPS_DDR				N22		HPS_RESETn				HPS_RESETn	
6B	VREFBAND	HPS	HPS_DDR				P14		HPS_DQS#_2				HPS_DQS#_2	
6B	VREFBAND	HPS	HPS_DDR				U22		HPS_DQ_19				HPS_DQ_19	
6B	VREFBAND	HPS	HPS_DDR				M19		HPS_DQ_17				HPS_DQ_17	
6B	VREFBAND	HPS	HPS_DDR				R19		HPS_DQ_18				HPS_DQ_18	
6B	VREFBAND	HPS	HPS_DDR				M17		HPS_DQ_16				HPS_DQ_16	
6A	VREFBAND	HPS	HPS_DDR				T21		HPS_DM_1				HPS_DM_1	
6A	VREFBAND	HPS	HPS_DDR				P21		HPS_DQ_15				HPS_DQ_15	
6A	VREFBAND	HPS	HPS_DDR				L18		HPS_DQ_13				HPS_DQ_13	
6A	VREFBAND	HPS	HPS_DDR				P22		HPS_DQ_14				HPS_DQ_14	
6A	VREFBAND	HPS	HPS_DDR				L16		HPS_DQ_12				HPS_DQ_12	
6A	VREFBAND	HPS	HPS_DDR				T21		HPS_CKE_0				HPS_CKE_0	
6A	VREFBAND	HPS	HPS_DDR				M14		HPS_DQS_1				HPS_DQS_1	
6A	VREFBAND	HPS	HPS_DDR				R21		HPS_OE_1				HPS_OE_1	
6A	VREFBAND	HPS	HPS_DDR				M13		HPS_DQS#_1				HPS_DQS#_1	
6A	VREFBAND	HPS	HPS_DDR				N20		HPS_DQ_11				HPS_DQ_11	
6A	VREFBAND	HPS	HPS_DDR				K19		HPS_DQ_9				HPS_DQ_9	
6A	VREFBAND	HPS	HPS_DDR				N21		HPS_DQ_10				HPS_DQ_10	
6A	VREFBAND	HPS	HPS_DDR				K20		HPS_DQ_8				HPS_DQ_8	
6A	VREFBAND	HPS	HPS_DDR				M22		HPS_DM_0				HPS_DM_0	
6A	VREFBAND	HPS	HPS_DDR				N22		HPS_DQ_7				HPS_DQ_7	
6A	VREFBAND	HPS	HPS_DDR				K16		HPS_DQ_5				HPS_DQ_5	
6A	VREFBAND	HPS	HPS_DDR				U22		HPS_DQ_6				HPS_DQ_6	
6A	VREFBAND	HPS	HPS_DDR				K18		HPS_DQ_4				HPS_DQ_4	
6A	VREFBAND	HPS	HPS_DDR				N19		HPS_ODT_1				HPS_ODT_1	
6A	VREFBAND	HPS	HPS_DDR				L15		HPS_DQS_0				HPS_DQS_0	
6A	VREFBAND	HPS	HPS_DDR				L20		HPS_ODT_0				HPS_ODT_0	
6A	VREFBAND	HPS	HPS_DDR				K14		HPS_DQS#_0				HPS_DQS#_0	
6A	VREFBAND	HPS	HPS_DDR				K21		HPS_DQ_3				HPS_DQ_3	
6A	VREFBAND	HPS	HPS_DDR				J19		HPS_DQ_1				HPS_DQ_1	



Pin Information for the Cyclone® V 5CSEB6S Device
Version 1.5
Note (1)

Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
6A	VREFBAND0_HPS	HPS_DDR					M20		HPS_DQ_2	HPS_DQ_2				
6A	VREFBAND0_HPS	HPS_DDR					H18		HPS_DQ_0	HPS_DQ_0				
6A	VREFBAND0_HPS	VREFBAND0_HPS					H19							
6A	VREFBAND0_HPS	HPS_DDR					L21		HPS_A_0	HPS_CA_0				
6A	VREFBAND0_HPS	HPS_DDR					I22		HPS_A_1	HPS_CA_1				
6A	VREFBAND0_HPS	HPS_DDR					H17		HPS_A_4	HPS_CA_4				
6A	VREFBAND0_HPS	HPS_DDR					J21		HPS_A_2	HPS_CA_2				
6A	VREFBAND0_HPS	HPS_DDR					K19		HPS_A_5	HPS_CA_5				
6A	VREFBAND0_HPS	HPS_DDR					H20		HPS_A_3	HPS_CA_3				
6A	VREFBAND0_HPS	HPS_DDR					K15		HPS_CK	HPS_CK				
6A	VREFBAND0_HPS	HPS_DDR					H22		HPS_A_6	HPS_CA_6				
6A	VREFBAND0_HPS	HPS_DDR					I14		HPS_DQ4	HPS_CA4				
6A	VREFBAND0_HPS	HPS_DDR					H21		HPS_A_7	HPS_CA_7				
6A	VREFBAND0_HPS	HPS_DDR					G20		HPS_BA_1	HPS_CA_1				
6A	VREFBAND0_HPS	HPS_DDR					G22		HPS_BA_0					
6A	VREFBAND0_HPS	HPS_DDR					G18		HPS_BA_2					
6A	VREFBAND0_HPS	HPS_DDR					F20		HPS_CAS#					
6A	VREFBAND0_HPS	HPS_DDR					F21		HPS_BA5#					
6A	VREFBAND0_HPS	HPS_DDR					G22		HPS_A_8	HPS_CA_8				
6A	VREFBAND0_HPS	HPS_DDR					F22		HPS_A_10					
6A	VREFBAND0_HPS	HPS_DDR					H22		HPS_A_9	HPS_CA_9				
6A	VREFBAND0_HPS	HPS_DDR					F19		HPS_A_11					
6A	VREFBAND0_HPS	HPS_DDR					H15		HPS_CSA_0	HPS_CSA_0				
6A	VREFBAND0_HPS	HPS_DDR					E20		HPS_A_12					
6A	VREFBAND0_HPS	HPS_DDR					H16		HPS_CSA_1	HPS_CSA_1				
6A	VREFBAND0_HPS	HPS_DDR					E21		HPS_A_13					
6A	VREFBAND0_HPS	HPS_DDR					C21		HPS_A_14					
6A	VREFBAND0_HPS	HPS_DDR					D22		HPS_VREF					
6A	VREFBAND0_HPS	HPS_DDR					E18		HPS_A_15					
6A	VREFBAND0_HPS	HPS_RZQ_0					D21							
		GND					G17							
		GND					F17							
7A	HPS_nRST	HPS_nRST					D18							
7A	HPS_nPOR	HPS_nPOR					E15							
7A	HPS_TDO	HPS_TDO					B18							
		VCCRSTCLK_HPS					G15							
7A	HPS_TMS	HPS_TMS					D17							
7A	HPS_TCK	HPS_TCK					J13							
7A	HPS_TRST	HPS_TRST					H14							
7A	HPS_TDI	HPS_TDI					F16							
		GND					F15							
7A	HPS_PORSEL	HPS_PORSEL					G14							
7A	HPS_CLK1	HPS_CLK1					C16							
7A		HPS_CLK2					E14							
7A	VREFB7A7B7C7D0_HPS	TRACE_CLK	TRACE_CLK				B15				TRACE_CLK			HPS_GPO48
7A	VREFB7A7B7C7D0_HPS	TRACE_D0	TRACE_D0				D19				TRACE_D0			HPS_GPO49
7A	VREFB7A7B7C7D0_HPS	TRACE_D1	TRACE_D1				C15				TRACE_D1			HPS_GPO50
7A	VREFB7A7B7C7D0_HPS	TRACE_D2	TRACE_D2				G20				TRACE_D2			HPS_GPO51
7A	VREFB7A7B7C7D0_HPS	TRACE_D3	TRACE_D3				F19				TRACE_D3			HPS_GPO52
7A	VREFB7A7B7C7D0_HPS	TRACE_D4	TRACE_D4				C19				TRACE_D4			HPS_GPO53
7A	VREFB7A7B7C7D0_HPS	TRACE_D5	TRACE_D5				C14				TRACE_D5			HPS_GPO54
7A	VREFB7A7B7C7D0_HPS	TRACE_D6	TRACE_D6				B19				TRACE_D6			HPS_GPO55
7A	VREFB7A7B7C7D0_HPS	TRACE_D7	TRACE_D7				B20				TRACE_D7			HPS_GPO56
7A	VREFB7A7B7C7D0_HPS	SPIM0_CLK	SPIM0_CLK				A21				SPIM0_CLK			HPS_GPO64
7A	VREFB7A7B7C7D0_HPS	SPIM0_MISO	SPIM0_MISO				A22				SPIM0_MISO			HPS_GPO65
7A	VREFB7A7B7C7D0_HPS	SPIM0_MISO	SPIM0_MISO				A20				SPIM0_MISO			HPS_GPO66
7A	VREFB7A7B7C7D0_HPS	SPIM0_SSD	SPIM0_SSD				D14				CAN1_TX			HPS_GPO60
7A	VREFB7A7B7C7D0_HPS	UART0_RX	UART0_RX				A16				CAN0_RX			HPS_GPO61
7A	VREFB7A7B7C7D0_HPS	UART0_TX_CLKSEL1	UART0_TX_CLKSEL1				E19				CAN0_TX			HPS_GPO62
7A	VREFB7A7B7C7D0_HPS	ICD0_SDA	ICD0_SDA				A15				UART1_RX			HPS_GPO63
7A	VREFB7A7B7C7D0_HPS	ICD0_SCL	ICD0_SCL				A18				UART1_TX			HPS_GPO64
7A	VREFB7A7B7C7D0_HPS	CAN0_RX	CAN0_RX				B14				CAN0_RX			HPS_GPO65
7A	VREFB7A7B7C7D0_HPS	CAN0_TX_CLKSEL0	CAN0_TX_CLKSEL0				A17				UART0_TX			HPS_GPO66
7B	VREFB7A7B7C7D0_HPS	NAND_ALE	NAND_ALE				J11				RGMI0_TX_CLK			HPS_GPO14
7B	VREFB7A7B7C7D0_HPS	NAND_CE	NAND_CE				J12				RGMI0_TXD0			HPS_GPO15
7B	VREFB7A7B7C7D0_HPS	NAND_CLE	NAND_CLE				J9				RGMI0_TXD1			HPS_GPO16
7B	VREFB7A7B7C7D0_HPS	NAND_RE	NAND_RE				D13				RGMI0_TXD2			HPS_GPO17
7B	VREFB7A7B7C7D0_HPS	NAND_RB	NAND_RB				H12				RGMI0_TXD3			HPS_GPO18
7B	VREFB7A7B7C7D0_HPS	NAND_DQ0	NAND_DQ0				B13				RGMI0_RXD0			HPS_GPO19
7B	VREFB7A7B7C7D0_HPS	NAND_DQ1	NAND_DQ1				H10				RGMI0_MDC0			HPS_GPO20
7B	VREFB7A7B7C7D0_HPS	NAND_DQ2	NAND_DQ2				C12				RGMI0_MDC			HPS_GPO21
7B	VREFB7A7B7C7D0_HPS	NAND_DQ3	NAND_DQ3				H11				RGMI0_RX_CTL			HPS_GPO22
7B	VREFB7A7B7C7D0_HPS	NAND_DQ4	NAND_DQ4				A13				RGMI0_TX_CTL			HPS_GPO23
7B	VREFB7A7B7C7D0_HPS	NAND_DQ5	NAND_DQ5				G12				RGMI0_RX_CLK			HPS_GPO24
7B	VREFB7A7B7C7D0_HPS	NAND_DQ6	NAND_DQ6				G10				RGMI0_RXD1			HPS_GPO25
7B	VREFB7A7B7C7D0_HPS	NAND_DQ7	NAND_DQ7				E11				RGMI0_RXD2			HPS_GPO26
7B	VREFB7A7B7C7D0_HPS	NAND_WP	NAND_WP				A12				RGMI0_RXD3			HPS_GPO27
7B	VREFB7A7B7C7D0_HPS	NAND_VREFBOOTSEL2	NAND_VREFBOOTSEL2				B12				NAND_VREF			HPS_GPO28
7B	VREFB7A7B7C7D0_HPS	OSPI_IO1	OSPI_IO1				D11				OSPI_IO0			HPS_GPO29
7B	VREFB7A7B7C7D0_HPS	OSPI_IO1	OSPI_IO1				D12				OSPI_IO1			HPS_GPO30
7B	VREFB7A7B7C7D0_HPS	OSPI_IO2	OSPI_IO2				F10				OSPI_IO2			HPS_GPO31
7B	VREFB7A7B7C7D0_HPS	OSPI_IO3	OSPI_IO3				F11				OSPI_IO3			HPS_GPO32
7B	VREFB7A7B7C7D0_HPS	OSPI_SSD	OSPI_SSD				A11				OSPI_SSD			HPS_GPO33
7B	VREFB7A7B7C7D0_HPS	OSPI_CLK	OSPI_CLK				C11				OSPI_CLK			HPS_GPO34
7C	VREFB7A7B7C7D0_HPS	ID	ID				G9				SDMMC_CMD			HPS_GPO36
7C	VREFB7A7B7C7D0_HPS	ID	ID				E8				SDMMC_PWREN			HPS_GPO37
7C	VREFB7A7B7C7D0_HPS	ID	ID				B10				SDMMC_D0			HPS_GPO38
7C	VREFB7A7B7C7D0_HPS	ID	ID				A10				SDMMC_D1			HPS_GPO39
7C	VREFB7A7B7C7D0_HPS	ID	ID				C10				SDMMC_CLK_OUT			HPS_GPO44
7C	VREFB7A7B7C7D0_HPS	ID	ID				E9				SDMMC_D2			HPS_GPO45
7C	VREFB7A7B7C7D0_HPS	ID	ID				F8				SDMMC_D3			HPS_GPO46
7C	VREFB7A7B7C7D0_HPS	ID	ID				B9				RGMI0_TX_CLK			HPS_GPO47
7D	VREFB7A7B7C7D0_HPS	RGMI0_TX_CLK	RGMI0_TX_CLK				H7				RGMI0_TX_CLK			HPS_GPO48
7D	VREFB7A7B7C7D0_HPS	RGMI0_TXD0	RGMI0_TXD0				F7				RGMI0_TXD0			HPS_GPO49
7D	VREFB7A7B7C7D0_HPS	RGMI0_TXD1	RGMI0_TXD1				C7				RGMI0_TXD1			HPS_GPO1
7D	VREFB7A7B7C7D0_HPS	RGMI0_TXD2	RGMI0_TXD2				A8				RGMI0_TXD2			HPS_GPO2
7D	VREFB7A7B7C7D0_HPS	RGMI0_TXD3	RGMI0_TXD3				D8				RGMI0_TXD3			HPS_GPO3
7D	VREFB7A7B7C7D0_HPS	RGMI0_RXD0	RGMI0_RXD0				B6				RGMI0_RXD0			HPS_GPO4
7D	VREFB7A7B7C7D0_HPS	RGMI0_MDC0	RGMI0_MDC0				A7				RGMI0_MDC			HPS_GPO5
7D	VREFB7A7B7C7D0_HPS	RGMI0_MDC	RGMI0_MDC				C7				RGMI0_MDC			HPS_GPO6
7D	VREFB7A7B7C7D0_HPS	RGMI0_RX_CTL	RGMI0_RX_CTL				H6				RGMI0_RX_CTL			HPS_GPO7
7D	VREFB7A7B7C7D0_HPS	RGMI0_TX_CTL	RGMI0_TX_CTL				D7				RGMI0_TX_CTL			HPS_GPO8
7D	VREFB7A7B7C7D0_HPS	RGMI0_RX_CLK	RGMI0_RX_CLK				H9				RGMI0_RX_CLK			HPS_GPO9
7D	VREFB7A7B7C7D0_HPS	RGMI0_RXD1	RGMI0_RXD1				B7				RGMI0_RXD1			HPS_GPO10
7D	VREFB7A7B7C7D0_HPS	RGMI0_RXD2	RGMI0_RXD2				B8				RGMI0_RXD2			HPS_GPO11
7D	VREFB7A7B7C7D0_HPS	RGMI0_RXD3	RGMI0_RXD3				E6				RGMI0_RXD3			HPS_GPO12
7D	VREFB7A7B7C7D0_HPS	RGMI0_RXD3	RGMI0_RXD3				E6				RGMI0_RXD3			HPS_GPO13
8A	VREFBAND0	ID	CLK7p				F5				DIFFIO_RX_T1p			
8A	VREFBAND0	ID	CLK0p				E5				DIFFIO_TX_T1p			
8A	VREFBAND0	ID	FPLL_TL_CLKOUT0,FPLL_TL_CLKOUT1,FPLL_TL_FB				A6				DIFFIO_TX_T2p			
8A	VREFBAND0	ID	FPLL_TL_CLKOUT1,FPLL_TL_CLKOUT0				A5				DIFFIO_TX_T4n			
8A	VREFBAND0	ID	CLK6p,FPLL_TL_FBp				C6				DIFFIO_RX_T2p			
8A	VREFBAND0	ID	CLK0p,FPLL_TL_FBn				C5				DIFFIO_RX_T3p			
8A	VREFBAND0	MSEL0	MSEL0				B4							
8A	VREFBAND0	CONF_DONE	CONF_DONE				A3							
8A	VREFBAND0	MSEL1	MSEL1				E4							
8A	VREFBAND0	nSTATUS	nSTATUS				B3							
8A	VREFBAND0	nCE	nCE				A2							
8A	VREFBAND0	MSEL2	MSEL2				A1							



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
SA		MSEL3		MSEL3			C4							
SA		I2CONFIG		I2CONFIG			B2							
SA		MSEL4		MSEL4			C2							
		GND					C1							
		GND					A14							
		GND					A4							
		GND					AA14							
		GND					AA4							
		GND					AB1							
		GND					AB11							
		GND					AB21							
		GND					B1							
		GND					B11							
		GND					B21							
		GND					B6							
		GND					C18							
		GND					C3							
		GND					C6							
		GND					D1							
		GND					D15							
		GND					E1							
		GND					E12							
		GND					E2							
		GND					E22							
		GND					E3							
		GND					F14							
		GND					F19							
		GND					F2							
		GND					F3							
		GND					F4							
		GND					F9							
		GND					G1							
		GND					G16							
		GND					G2							
		GND					G4							
		GND					G5							
		GND					G6							
		GND					H19							
		GND					H2							
		GND					H4							
		GND					H5							
		GND					H10							
		GND					H20							
		GND					J3							
		GND					J6							
		GND					J7							
		GND					K1							
		GND					K11							
		GND					K13							
		GND					K17							
		GND					K2							
		GND					K4							
		GND					K6							
		GND					K8							
		GND					K9							
		GND					L10							
		GND					L12							
		GND					L14							
		GND					L2							
		GND					L3							
		GND					L5							
		GND					L7							
		GND					L8							
		GND					M1							
		GND					M11							
		GND					M2							
		GND					M21							
		GND					M4							
		GND					M6							
		GND					M9							
		GND					N1							
		GND					N10							
		GND					N12							
		GND					N18							
		GND					N2							
		GND					N3							
		GND					N5							
		GND					N7							
		GND					N8							
		GND					P11							
		GND					P15							
		GND					P2							
		GND					P4							
		GND					P6							
		GND					P9							
		GND					R1							
		GND					R12							
		GND					R14							
		GND					R2							
		GND					R22							
		GND					R3							
		GND					R5							
		GND					R7							
		GND					R9							
		GND					T1							
		GND					T13							
		GND					T15							
		GND					T19							
		GND					T2							
		GND					T4							
		GND					T6							
		GND					T8							
		GND					U11							
		GND					U12							
		GND					U13							
		GND					U14							
		GND					U15							
		GND					U16							
		GND					U2							
		GND					U3							
		GND					U5							
		GND					U8							
		GND					U9							
		GND					V1							
		GND					V13							
		GND					V3							
		GND					V8							
		GND					W10							



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		GND					W15							
		GND					W20							
		GND					Y1							
		GND					Y17							
		GND					Y2							
		GND					Y7							
		GND					R16							
		GND					P13							
		VCC					H8							
		VCC					J4							
		VCC					J8							
		VCC					J8							
		VCC					K3							
		VCC					K5							
		VCC					K7							
		VCC					L4							
		VCC					L8							
		VCC					M3							
		VCC					M5							
		VCC					M7							
		VCC					M8							
		VCC					N4							
		VCC					N6							
		VCC					P3							
		VCC					P5							
		VCC					P7							
		VCC					P8							
		VCC					R4							
		VCC					R6							
		VCC					R8							
		VCC					T3							
		VCC					T5							
		VCC					T7							
		VCC					P17							
		DNU					I2							
		DNU					H1							
		DNU					H1							
		DNU					W2							
		DNU					H8							
		DNU					C17							
		DNU					G8							
		VCCP6M					V4							
		VCCP6M					V18							
		VCCP6M					D4							
		VCCBAT					D2							
		VCCD3A					A86							
		VCCD3A					W5							
		VCCD3B					AA9							
		VCCD3A					AA10							
		VCCD3A					AB16							
		VCCD3A					Y12							
		VCCD3A					V18							
		VCCD3A					Y22							
		VCCD3A HPS					D20							
		VCCD3A HPS					E17							
		VCCD3A HPS					G21							
		VCCD3A HPS					H18							
		VCCD3A HPS					J15							
		VCCD3A HPS					M22							
		VCCD3A HPS					L13							
		VCCD3A HPS					L19							
		VCCD3B HPS					M16							
		VCCD3B HPS					N13							
		VCCD3B HPS					P20							
		VCCD3B HPS					R17							
		VCCD3B HPS					T14							
		VCCD3B HPS					U21							
		VCCD3A HPS					A19							
		VCCD3A HPS					B16							
		VCCD3A HPS					C13							
		VCCD3A HPS					G11							
		VCCD3A HPS					D10							
		VCCD3A HPS					A9							
		VCCD3A HPS					E7							
		VCCD3A					D8							
		VCCD3A					W8							
		VCCD3B4A					AA12							
		VCCD3B4A					V12							
		VCCD3B4A					V14							
		VCCD3B4A					W13							
		VCCD3B4A					W9							
		VCCP3A					T16							
		VCCP3A HPS					H16							
		VCCP3A HPS					J17							
		VCCP3A HPS					L17							
		VCCP3A HPS					M18							
		VCCP3A HPS					G13							
		VCCP3B HPS					F12							
		VCCP3B HPS					E10							
		VCCP3B HPS					G9							
		VCCP3A					D8							
3A	VREFBAND	VREFBAND					AB4							
3B	VREFBAND	VREFBAND					AA10							
4A	VREFBAND	VREFBAND					AA20							
5A	VREFBAND	VREFBAND					W19							
	VREFBAND/CTDNO_HPS	VREFBAND/CTDNO_HPS					B7							
8A	VREFBAND	VREFBAND					B5							
	NC						G3							
	NC						H3							
	NC						R10							
	NC						R11							
	NC						T10							
	NC						T11							
	NC						T12							
	NC						T9							
	VCCRSTCLK_HPS						D16							
	BREF_TL						J1							
	VCCA_FPLL						L1							
	VCCA_FPLL						P1							
	VCCA_FPLL						U1							
	VCCA_FPLL						W1							
	VCCA_FPLL						F1							
	VCCA_FPLL						W17							
	VCC_AUX						AA17							
	VCC_AUX						AA3							
	VCC_AUX						D3							
	VCC_AUX						D9							
	VCC_AUX						Y10							
	VCC_AUX_SHARED						E16							



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (3)	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		VCCPLL_HPS					P18							
		VCC_HPS					P13							
		VCC_HPS					K10							
		VCC_HPS					K12							
		VCC_HPS					L11							
		VCC_HPS					L9							
		VCC_HPS					M10							
		VCC_HPS					M9							
		VCC_HPS					N11							
		VCC_HPS					N9							
		VCC_HPS					P10							
		VCC_HPS					P12							

Notes:
 (1) For more information about pin definitions and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).
 (2) HPS_DDR pins are for memory interface only. For the dedicated pin function corresponding with the respective memory interfaces, refer to the HMC columns.
 (3) RESET pin is only applicable for DDR3 device.



Bank Number	REF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U672	DQS for X8	DQS for X16	HMC Pin Assignment for DDB3/DOB2_2/3	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
4A	VREFB4AND	IO			DIFFIO_RX_B78n	DIFFOUT_B78n	AC26	DO8B		DO8B					
4A	VREFB4AND	IO			DIFFIO_TX_B77p	DIFFOUT_B77p	AG28	DO8B		DO8B					
4A	VREFB4AND	IO			DIFFIO_RX_B78p	DIFFOUT_B78p	AF25	DO8B		DO8B					
4A	VREFB4AND	IO			DIFFIO_TX_B80n	DIFFOUT_B80n	AF28	DO8B		DO8B					
4A	VREFB4AND	IO			DIFFIO_TX_B80p	DIFFOUT_B80p	AF27	DO8B		DO8B					
5A	VREFB5AND	IO	R20_1		DIFFIO_TX_R1p	DIFFOUT_R1p	AF28	DO1R							
5A	VREFB5AND	IO		INT_DONE	DIFFIO_RX_R2p	DIFFOUT_R2p	AA30								
5A	VREFB5AND	IO		PR_REQUEST	DIFFIO_TX_R1n	DIFFOUT_R1n	AE38	DO1R							
5A	VREFB5AND	IO		CRC_ERROR	DIFFIO_RX_R2n	DIFFOUT_R2n	Y19								
5A	VREFB5AND	IO		mEO	DIFFIO_TX_R3p	DIFFOUT_R3p	AE35	DO1R							
5A	VREFB5AND	IO			DIFFIO_RX_R4p	DIFFOUT_R4p	Y17	DO1R							
5A	VREFB5AND	IO		CoP_CONDONE	DIFFIO_TX_R3n	DIFFOUT_R3n	AD28	DO1R							
5A	VREFB5AND	IO			DIFFIO_RX_R4n	DIFFOUT_R4n	Y18	DO1R							
5A	VREFB5AND	IO		DEV_OE	DIFFIO_TX_R5p	DIFFOUT_R5p	AC24								
5A	VREFB5AND	IO			DIFFIO_RX_R6p	DIFFOUT_R6p	Y16	DQS1R							
5A	VREFB5AND	IO		DEV_CLRn	DIFFIO_TX_R5n	DIFFOUT_R5n	AB23	DO1R							
5A	VREFB5AND	IO			DIFFIO_RX_R6n	DIFFOUT_R6n	W15	DQS1R							
5A	VREFB5AND	IO			DIFFIO_TX_R7p	DIFFOUT_R7p	AA24	DO1R							
5A	VREFB5AND	IO			DIFFIO_RX_R8p	DIFFOUT_R8p	V16	DO1R							
5A	VREFB5AND	IO			DIFFIO_TX_R7n	DIFFOUT_R7n	AA23								
5A	VREFB5AND	IO			DIFFIO_RX_R8n	DIFFOUT_R8n	V15	DO1R							
5B	VREFB5AND	IO		CLK5p	DIFFIO_RX_R21p	DIFFOUT_R21p	W21								
5B	VREFB5AND	IO		FPLL_BR_CLKOUT0,FPLL_BR_CLKOUTp,FPLL_BR_FB	DIFFIO_TX_R22p	DIFFOUT_R22p	AB28								
5B	VREFB5AND	IO		CLK5n	DIFFIO_RX_R21n	DIFFOUT_R21n	W20								
5B	VREFB5AND	IO		FPLL_BR_CLKOUT1,FPLL_BR_CLKOUTn	DIFFIO_TX_R22n	DIFFOUT_R22n	AA28								
5B	VREFB5AND	IO		CLK4n,FPLL_BR_FBn	DIFFIO_RX_R23p	DIFFOUT_R23p	T24								
5B	VREFB5AND	IO		CLK4n,FPLL_BR_FBn	DIFFIO_TX_R23n	DIFFOUT_R23n	W24								
5B	VREFB5AND	IO	R20_2		DIFFIO_RX_R24n	DIFFOUT_R24n	AB25								
6B	VREFB6AND	HPS_DDR					AE38	HPS_DM_4		HPS_DM_4					
6B	VREFB6AND	HPS_DDR					AD28	HPS_DO_39		HPS_DO_39					
6B	VREFB6AND	HPS_DDR					V20	HPS_DO_37		HPS_DO_37					
6B	VREFB6AND	HPS_DDR					AE37	HPS_DO_38		HPS_DO_38					
6B	VREFB6AND	HPS_DDR					V19	HPS_DO_36		HPS_DO_36					
6B	VREFB6AND	HPS_DDR					V18	HPS_DO5_4		HPS_DO5_4					
6B	VREFB6AND	HPS_GPI3					V24								
6B	VREFB6AND	HPS_DDR					V17	HPS_DO5_4		HPS_DO5_4					
6B	VREFB6AND	HPS_DDR					V25	HPS_DO_35		HPS_DO_35					
6B	VREFB6AND	HPS_DDR					V25	HPS_DO_35		HPS_DO_35					
6B	VREFB6AND	HPS_DDR					V25	HPS_DO_35		HPS_DO_35					
6B	VREFB6AND	HPS_DDR					V25	HPS_DO_35		HPS_DO_35					
6B	VREFB6AND	HPS_DDR					V25	HPS_DO_35		HPS_DO_35					
6B	VREFB6AND	HPS_DDR					V25	HPS_DO_35		HPS_DO_35					
6B	VREFB6AND	HPS_GPI2					AC27								
6B	VREFB6AND	HPS_GPI1					V16								
6B	VREFB6AND	HPS_DDR					AB28	HPS_DM_3		HPS_DM_3					
6B	VREFB6AND	HPS_GPI0					V15								
6B	VREFB6AND	HPS_DDR					AA27	HPS_DO_31		HPS_DO_31					
6B	VREFB6AND	HPS_DDR					T24	HPS_DO_29		HPS_DO_29					
6B	VREFB6AND	HPS_DDR					V27	HPS_DO_30		HPS_DO_30					
6B	VREFB6AND	HPS_DDR					R24	HPS_DO_28		HPS_DO_28					
6B	VREFB6AND	HPS_VREFB6AND_HPS					T27								
6B	VREFB6AND	HPS_DDR					V19	HPS_DO5_3		HPS_DO5_3					
6B	VREFB6AND	HPS_GPI3					V28								
6B	VREFB6AND	HPS_DDR					T20	HPS_DO5_3		HPS_DO5_3					
6B	VREFB6AND	HPS_DDR					W26	HPS_DO_27		HPS_DO_27					
6B	VREFB6AND	HPS_DDR					R28	HPS_DO_25		HPS_DO_25					
6B	VREFB6AND	HPS_DDR					AA28	HPS_DO_26		HPS_DO_26					
6B	VREFB6AND	HPS_DDR					R26	HPS_DO_24		HPS_DO_24					
6B	VREFB6AND	HPS_GPI2					T28								
6B	VREFB6AND	HPS_GPI1					V18								
6B	VREFB6AND	HPS_DDR					W28	HPS_DM_2		HPS_DM_2					
6B	VREFB6AND	HPS_GPI2					V17								
6B	VREFB6AND	HPS_GPI1					V27	HPS_DO_23		HPS_DO_23					
6B	VREFB6AND	HPS_DDR					N27	HPS_DO_21		HPS_DO_21					
6B	VREFB6AND	HPS_DDR					N27	HPS_DO_22		HPS_DO_22					
6B	VREFB6AND	HPS_DDR					N26	HPS_DO_20		HPS_DO_20					
6B	VREFB6AND	HPS_GPI2					P26								
6B	VREFB6AND	HPS_GPI1					V19	HPS_DO5_2		HPS_DO5_2					
6B	VREFB6AND	HPS_DDR					V28	HPS_RES1T4							
6B	VREFB6AND	HPS_DDR					V18	HPS_DO5_2		HPS_DO5_2					
6B	VREFB6AND	HPS_DDR					V28	HPS_DO_19		HPS_DO_19					
6B	VREFB6AND	HPS_DDR					N25	HPS_DO_17		HPS_DO_17					
6B	VREFB6AND	HPS_DDR					T28	HPS_DO_18		HPS_DO_18					
6B	VREFB6AND	HPS_GPI3					R28	HPS_DO_16		HPS_DO_16					
6A	VREFB6AND	HPS_GPI2					R21								
6A	VREFB6AND	HPS_DDR					R20	HPS_DM_1		HPS_DM_1					
6A	VREFB6AND	HPS_GPI1					R20								
6A	VREFB6AND	HPS_GPI2					N28	HPS_DO_15		HPS_DO_15					
6A	VREFB6AND	HPS_GPI1					M28	HPS_DO_13		HPS_DO_13					
6A	VREFB6AND	HPS_DDR					M28	HPS_DO_14		HPS_DO_14					
6A	VREFB6AND	HPS_DDR					M27	HPS_DO_12		HPS_DO_12					
6A	VREFB6AND	HPS_DDR					L28	HPS_CKE_0		HPS_CKE_0					
6A	VREFB6AND	HPS_DDR					R19	HPS_DO5_1		HPS_DO5_1					
6A	VREFB6AND	HPS_DDR					K28	HPS_CKE_1		HPS_CKE_1					
6A	VREFB6AND	HPS_DDR					R18	HPS_DO5_1		HPS_DO5_1					
6A	VREFB6AND	HPS_DDR					L28	HPS_DO_11		HPS_DO_11					
6A	VREFB6AND	HPS_DDR					L26	HPS_DO_9		HPS_DO_9					
6A	VREFB6AND	HPS_DDR					L27	HPS_DO_10		HPS_DO_10					
6A	VREFB6AND	HPS_GPI2					K25								
6A	VREFB6AND	HPS_GPI1					K27	HPS_DO_8		HPS_DO_8					
6A	VREFB6AND	HPS_GPI0					M25								
6A	VREFB6AND	HPS_DDR					G28	HPS_DM_0		HPS_DM_0					
6A	VREFB6AND	HPS_DDR					F28	HPS_DO_7		HPS_DO_7					
6A	VREFB6AND	HPS_GPI2					K26	HPS_DO_5		HPS_DO_5					
6A	VREFB6AND	HPS_GPI1					G27	HPS_DO_6		HPS_DO_6					
6A	VREFB6AND	HPS_GPI0					L28	HPS_DO_4		HPS_DO_4					
6A	VREFB6AND	HPS_DDR					G26	HPS_ODT_1		HPS_ODT_1					
6A	VREFB6AND	HPS_DDR					R17	HPS_DO5_0		HPS_DO5_0					
6A	VREFB6AND	HPS_DDR					D28	HPS_ODT_0		HPS_ODT_0					
6A	VREFB6AND	HPS_DDR					R16	HPS_DO5_0		HPS_DO5_0					
6A	VREFB6AND	HPS_DDR					D27	HPS_DO_3		HPS_DO_3					
6A	VREFB6AND	HPS_DDR					L24	HPS_DO_1		HPS_DO_1					
6A	VREFB6AND	HPS_DDR					E28	HPS_DO_2		HPS_DO_2					
6A	VREFB6AND	HPS_DDR					J25	HPS_DO_0		HPS_DO_0					
6A	VREFB6AND	VREFB6AND_HPS					H28								
6A	VREFB6AND	HPS_DDR					C28	HPS_A_0		HPS_CA_0					
6A	VREFB6AND	HPS_DDR					B28	HPS_A_1		HPS_CA_1					
6A	VREFB6AND	HPS_DDR					L21	HPS_A_5		HPS_CA_5					
6A	VREFB6AND	HPS_DDR					E26	HPS_A_2		HPS_CA_2					
6A	VREFB6AND	HPS_DDR					J20	HPS_A_6		HPS_CA_6					
6A	VREFB6AND	HPS_DDR					J20	HPS_A_5		HPS_CA_5					
6A	VREFB6AND	HPS_DDR					D26	HPS_A_3		HPS_CA_3					
6A	VREFB6AND	HPS_DDR					N21	HPS_CK		HPS_CK					
6A	VREFB6AND	HPS_DDR					C28	HPS_A_6		HPS_CA_6					
6A	VREFB6AND	HPS_DDR					N20	HPS_CKE		HPS_CKE					
6A	VREFB6AND	HPS_DDR					B28	HPS_A_7		HPS_CA_7					
6A	VREFB6AND	HPS_DDR					H25	HPS_BA_1							
6A	VREFB6AND	HPS_DDR					A27	HPS_BA_0							
6A	VREFB6AND	HPS_DDR					G25	HPS_BA_2							
6A	VREFB6AND	HPS_DDR					A26	HPS_CAS#							
6A	VREFB6AND	HPS_DDR					A25	HPS_RAS#							
6A	VREFB6AND	HPS_DDR					F28	HPS_A_8		HPS_CA_8					
6A	VREFB6AND	HPS_DDR					A24	HPS_A_10							



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 /3/	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0	
		GND					V5									
		GND					V4									
		GND					A10									
		GND					A3									
		GND					AA1									
		GND					AA17									
		GND					AA2									
		GND					AA3									
		GND					AA9									
		GND					AB24									
		GND					AB27									
		GND					AB3									
		GND					AC1									
		GND					AC2									
		GND					AC3									
		GND					AD14									
		GND					AD22									
		GND					AD25									
		GND					AD3									
		GND					AD6									
		GND					AD8									
		GND					AE1									
		GND					AE16									
		GND					AE18									
		GND					AE2									
		GND					AE3									
		GND					AF24									
		GND					AF3									
		GND					AG1									
		GND					AG17									
		GND					AG2									
		GND					AG27									
		GND					AG3									
		GND					AG7									
		GND					AH10									
		GND					AH20									
		GND					B15									
		GND					B17									
		GND					B20									
		GND					B22									
		GND					B25									
		GND					B27									
		GND					B3									
		GND					B5									
		GND					B7									
		GND					C1									
		GND					C11									
		GND					C2									
		GND					C3									
		GND					D10									
		GND					D13									
		GND					D16									
		GND					D3									
		GND					E1									
		GND					E19									
		GND					E2									
		GND					E22									
		GND					E24									
		GND					E27									
		GND					E3									
		GND					E8									
		GND					F3									
		GND					G1									
		GND					G2									
		GND					G3									
		GND					H11									
		GND					H15									
		GND					H18									
		GND					H20									
		GND					H24									
		GND					H27									
		GND					H3									
		GND					H4									
		GND					H5									
		GND					H6									
		GND					I1									
		GND					I2									
		GND					I3									
		GND					I5									
		GND					I9									
		GND					K11									
		GND					K12									
		GND					K14									
		GND					K16									
		GND					K20									
		GND					K3									
		GND					K4									
		GND					K8									
		GND					L1									
		GND					L10									
		GND					L13									
		GND					L15									
		GND					L17									
		GND					L19									
		GND					L2									
		GND					L24									
		GND					L27									
		GND					L3									
		GND					L5									
		GND					L8									
		GND					M10									
		GND					M11									
		GND					M14									
		GND					M16									
		GND					M20									
		GND					M3									
		GND					M8									
		GND					N1									
		GND					N13									
		GND					N15									
		GND					N17									
		GND					N19									
		GND					NE									
		GND					N3									
		GND					N4									
		GND					P10									
		GND					P12									
		GND					P16									
		GND					P18									
		GND					P20									



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U672	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 /3/	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		GND					P28								
		GND					P3								
		GND					P5								
		GND					P9								
		GND					R1								
		GND					R11								
		GND					R10								
		GND					R15								
		GND					R2								
		GND					R3								
		GND					R8								
		GND					T10								
		GND					T14								
		GND					T3								
		GND					U1								
		GND					U12								
		GND					U17								
		GND					U2								
		GND					U20								
		GND					U24								
		GND					U27								
		GND					U3								
		GND					U5								
		GND					V14								
		GND					V3								
		GND					V8								
		GND					V9								
		GND					W1								
		GND					W16								
		GND					W18								
		GND					W2								
		GND					W3								
		GND					W4								
		GND					Y12								
		GND					Y14								
		GND					Y26								
		GND					Y28								
		GND					Y3								
		GND					Y29								
		GND					Y25								
		VCC					J11								
		VCC					K13								
		VCC					K16								
		VCC					L11								
		VCC					L12								
		VCC					L14								
		VCC					M12								
		VCC					M13								
		VCC					M15								
		VCC					M9								
		VCC					N10								
		VCC					N11								
		VCC					N12								
		VCC					N14								
		VCC					N9								
		VCC					P11								
		VCC					P12								
		VCC					P14								
		VCC					P15								
		VCC					R10								
		VCC					R12								
		VCC					R14								
		VCC					R9								
		VCC					T15								
		VCC					T9								
		VCC					L4								
		VCC					T4								
		VCC					M5								
		VCC					N5								
		VCC					R5								
		VCC					T5								
		VCC					U26								
		DNU					A2								
		DNU					B2								
		DNU					D1								
		DNU					D3								
		DNU					H1								
		DNU					H2								
		DNU					M1								
		DNU					M2								
		DNU					T1								
		DNU					T2								
		DNU					Y1								
		DNU					Y2								
		DNU					AD1								
		DNU					AD2								
		DNU					UB								
		DNU					AE14								
		DNU					D23								
		DNU					E12								
		VCCPGM					Y10								
		VCCPGM					AD24								
		VCCPGM					H10								
		VCCBAT					D7								
		VCCIO3A					AA5								
		VCCIO3A					W8								
		VCCIO3B					AA12								
		VCCIO3B					AE10								
		VCCIO3B					AE13								
		VCCIO3B					AG4								
		VCCIO4A					AA16								
		VCCIO4A					AE21								
		VCCIO4A					AF14								
		VCCIO4A					AF19								
		VCCIO4A					AG12								
		VCCIO4A					AG22								
		VCCIO4A					AH15								
		VCCIO4A					AH25								
		VCCIO4A					W13								
		VCCIO4A					AC25								
		VCCIO4A					W17								
		VCCIO4B					W25								
		VCCIO4A_HPS					C25								
		VCCIO4A_HPS					C27								
		VCCIO4A_HPS					F27								
		VCCIO4A_HPS					G24								
		VCCIO4A_HPS					H21								
		VCCIO4A_HPS					H26								
		VCCIO4A_HPS					L26								
		VCCIO4A_HPS					M21								
		VCCIO4B_HPS					AD27								



Bank Number	VREF	PinName/Function (2)	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U6/2	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2/3/3	HMC Pin Assignment for LPDDR2	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
		VCCIO8B_HPS					P27								
		VCCIO8B_HPS					T21								
		VCCIO8B_HPS					T25								
		VCCIO8B_HPS					U18								
		VCCIO8B_HPS					W27								
		VCCIO7A_HPS					C20								
		VCCIO7A_HPS					D16								
		VCCIO7B_HPS					B13								
		VCCIO7B_HPS					H14								
		VCCIO7C_HPS					B10								
		VCCIO7D_HPS					D6								
		VCCIO7D_HPS					G5								
		VCCIO8A					E7								
		VCCPD3A					AA10								
		VCCPD3B4A					AA14								
		VCCPD3B4A					AD13								
		VCCPD3B4A					AD16								
		VCCPD3B4A					AD18								
		VCCPD3B4A					AD21								
		VCCPD3A					AD9								
		VCCPD5A					V21								
		VCCPD5B					W19								
		VCCPD6A8B_HPS					K21								
		VCCPD6A8B_HPS					K24								
		VCCPD6A8B_HPS					M24								
		VCCPD6A8B_HPS					P21								
		VCCPD6A8B_HPS					P24								
		VCCPD7A_HPS					E21								
		VCCPD7B_HPS					E17								
		VCCPD7C_HPS					E14								
		VCCPD7D_HPS					E13								
		VCCPD8A					E10								
3A	VREFB3A00	VREFB3A00					A65								
3B	VREFB3B00	VREFB3B00					AF12								
4A	VREFB4A00	VREFB4A00					AF16								
5A	VREFB5A00	VREFB5A00					AC06								
5B	VREFB5B00	VREFB5B00					AA25								
		VREFB7A/B/C	VREFB7A/B/C/D00_HPS				D19								
8A	VREFB8A00	VREFB8A00					D6								
		VCCRSTCLK_HPS					F22								
		RREF_TL					B1								
		VCCA_FPLL					K5								
		VCCA_FPLL					P4								
		VCCA_FPLL					U6								
		VCCA_FPLL					W5								
		VCCA_FPLL					J4								
		VCCA_FPLL					AA21								
		VCCA_FPLL					M4								
		VCCA_FPLL					R4								
		VCC_AUX					AC21								
		VCC_AUX					AC8								
		VCC_AUX					AD15								
		VCC_AUX					E15								
		VCC_AUX					F8								
		VCC_AUX_SHARED					F21								
		VCCPLL_HPS					H23								
		VCC_HPS					U21								
		VCC_HPS					K17								
		VCC_HPS					L16								
		VCC_HPS					L18								
		VCC_HPS					M17								
		VCC_HPS					M18								
		VCC_HPS					M19								
		VCC_HPS					N16								
		VCC_HPS					N18								
		VCC_HPS					P17								
		VCC_HPS					P19								

Notes:
(1) For more information about pin definitions and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).
(2) HPS_DDR pins are for memory interface only. For the dedicated pin function corresponding with the respective memory interfaces, refer to the HMC columns.
(3) RESET pin is only applicable for DDR3 device.



Pin Information for the Cyclone® V 5CSEBA6S Device
Version 1.5

Version Number	Date	Changes Made
1.0	10/18/2012	Initial release.
1.1	1/17/2013	A pin that was marked as VCC_HPS has been corrected to VCCRSTCLK_HPS
1.2	3/25/2013	Updated the following pin names: - Changed SDMMC_CLK_IN to SDMMC_FB_CLK_IN - Changed SDMMC_CLK to SDMMC_CCLK_OUT
1.3	9/30/2014	- Remove corresponding bank number from VCCRSTCLK_HPS pin. - Changed HMC Pin Assignment for DDR3 to HMC Pin Assignment for DDR3/DDR2. - Added note 3.
1.4	1/4/2016	Removed the USB0 pin from Pin List U19.
1.5	12/23/2016	-Renamed SDMMC_FB_CLK_IN to HPS_GPIO44.