



Pin Information for the Cyclone® IV GX EP4CGX150 Device
Version 1.1
Note (1)

Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484		
B3	VREFB3N1	IO	DIFIO_B26p		AK14	V13												
B3	VREFB3N1	IO	DIFIO_B26n		AH14	V14												
B3	VREFB3N1	IO	DIFIO_B27p		AJ7	AF7		DQ5B	DQ4B	DQ2B								
B3	VREFB3N1	IO	DIFIO_B27n		AK7	AF8					DQ5B	DQ3B	DQ5B					
B3	VREFB3N1	IO	DIFIO_B28p		AJ9	AD12				DQ5B	DQ3B	DQ5B						
B3	VREFB3N1	IO	DIFIO_B28n		AK8	AE11		DQ5B	DQ4B	DQ2B	DQ5B	DQ3B	DQ5B					
B3	VREFB3N0	IO	DIFIO_B29p		AK9													
B3	VREFB3N0	IO	DIFIO_B29n		AK10													
B3	VREFB3N0	IO	DIFIO_B30p		AJ5	W13	W11	DQ5B	DQ4B	DQ2B			DQ5B	DQ3B	DQ5B			
B3	VREFB3N0	IO	DIFIO_B30n		AH14	Y13	Y11						DQ5B	DQ3B	DQ5B			
B3	VREFB3N0	IO	DIFIO_B31p		AE14			DQ5B	DQ4B	DQ2B								
B3	VREFB3N0	IO	DIFIO_B31n		AE15													
B3	VREFB3N0	IO	DIFIO_B32p		AE15	AC13	Y10	DQS5B/CQ5B#DPCLK2	DQS5B/CQ5B#DPCLK2	DQS5B/CQ5B#DPCLK2	DQS5B/CQ5B#DPCLK2	DQS5B/CQ5B#DPCLK2	DQS5B/CQ5B#DPCLK2	DQS5B/CQ5B#DPCLK2	DQS5B/CQ5B#DPCLK2	DQS5B/CQ5B#DPCLK2		
B3	VREFB3N0	IO	DIFIO_B32n		AG15	AD13	AA10				DQ5B	DQ3B	DQ5B	DQ3B	DQ5B	DQ3B	DQ5B	
B3	VREFB3N0	IO	VREFB3N0		AC16	AE13	U12											
B3	VREFB3N0	IO	DIFIO_B33p		AK11	W14		DQ5B	DQ4B	DQ2B								
B3	VREFB3N0	IO	DIFIO_B33n		AK12	Y14												
B3	VREFB3N0	IO	DIFIO_B34p		AJ12	AE9												
B3	VREFB3N0	IO	DIFIO_B34n		AK13	AF9												
B3	VREFB3N0	IO	DIFIO_B35p		AH15	AE10	W12	DQ5B	DQ4B	DQ2B	DQ5B	DQ3B	DQ5B	DQ3B	DQ5B	DQ3B	DQ5B	
B3	VREFB3N0	IO	DIFIO_B35n		AH16	AD10	W13	DQ5B	DQ4B	DQ2B	DQ5B	DQ3B	DQ5B	DQ3B	DQ5B	DQ3B	DQ5B	
B3	VREFB3N0	IO	DIFIO_B36p		AJ3	AF11	AB10				DM4B	DM5B/BWS#5B	DM5B/BWS#5B	DM4B	DM5B/BWS#5B	DM5B/BWS#5B	DM5B/BWS#5B	DM5B/BWS#5B
B3	VREFB3N0	IO	DIFIO_B36n		AH14	AF12	AB11	DQ5B	DQ4B	DQ2B	DQ5B	DQ3B	DQ5B	DQ3B	DQ5B	DQ3B	DQ5B	
B3A	VREFB3N0	CLKIO12	DIFCLK_70_REFCLK29		V15	T14	M11											
B3A	VREFB3N0	CLKIO13	DIFCLK_70_REFCLK2n		W15	T15	N11											
B4	VREFB4N2	IO	DIFIO_B40p		AJ16	AF13	AA12											
B4	VREFB4N2	IO	DIFIO_B40n		AK16	AF14	AB12											
B4	VREFB4N2	IO	DIFIO_B37p		Y17	AC14	R13	DM4B	DM4B/BWS#4B		DQ4B	DQ5B	DQ5B	DO4B	DQ5B	DQ5B	DQ5B	
B4	VREFB4N2	IO	DIFIO_B37n		AA17	AD14	T13	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	DQS4B/CQ5B,DPCLK3	
B4	VREFB4N2	IO	DIFIO_B38p		AF16													
B4	VREFB4N2	IO	DIFIO_B38n		AG16													
B4	VREFB4N2	IO	DIFIO_B39p		AJ15	AE14	W13	DQ4B	DQ4B	DQ2B	DQ4B	DQ5B	DQ5B	DO4B	DQ5B	DQ5B	DQ5B	
B4	VREFB4N2	IO	DIFIO_B39n		AK15	AE15	Y13	DQ4B	DQ4B	DQ2B	DQ4B	DQ5B	DQ5B	DO4B	DQ5B	DQ5B	DQ5B	
B4	VREFB4N2	IO	DIFIO_B40p		AH16													
B4	VREFB4N2	IO	DIFIO_B40n		AE16													
B4	VREFB4N2	IO	VREFB4N2		A917	AB14	Y13											
B4	VREFB4N2	IO	DIFIO_B41p		AE17	AC15	AA13											
B4	VREFB4N2	IO	DIFIO_B41n		AF18	AD15	AB13											
B4	VREFB4N2	IO	DIFIO_B42p		AK17	AF15		DQ4B	DQ4B	DQ2B	DQ4B	DQ5B	DQ5B					
B4	VREFB4N2	IO	DIFIO_B42n		AK18	AF16		DQ4B	DQ4B	DQ2B	DQ4B	DQ5B	DQ5B					
B4	VREFB4N2	IO	DIFIO_B43p		AH18	AC16		DQ4B	DQ4B	DQ2B	DQ4B	DQ5B	DQ5B					
B4	VREFB4N2	IO	DIFIO_B43n		AJ18	AD16		DQ4B	DQ4B	DQ2B	DQ4B	DQ5B	DQ5B					
B4	VREFB4N2	IO	DIFIO_B44p		AG17									DQ4B	DQ5B	DQ5B	DQ5B	
B4	VREFB4N2	IO	DIFIO_B44n		AH17									DQ4B	DQ5B	DQ5B	DQ5B	
B4	VREFB4N2	IO	DIFIO_B45p		AJ19	AA15	W14							DQ4B	DQ5B	DQ5B	DQ5B	
B4	VREFB4N2	IO	DIFIO_B45n		AH19	AB15	V14							DQ4B	DQ5B	DQ5B	DQ5B	
B4	VREFB4N2	IO	DIFIO_B46p		AE18			DQ4B	DQ4B	DQ2B	DQ4B	DQ5B	DQ5B					
B4	VREFB4N2	IO	DIFIO_B46n		AE19			DQ4B	DQ4B	DQ2B	DQ4B	DQ5B	DQ5B					
B4	VREFB4N2	IO	DIFIO_B47p		AG18	AC17					DQ4B	DQ5B	DQ5B					
B4	VREFB4N2	IO	DIFIO_B47n		AH19	AD17					DQ4B	DQ5B	DQ5B					
B4	VREFB4N2	IO	DIFIO_B48p		AF19	AE17								DQ4B	DQ5B	DQ5B	DQ5B	
B4	VREFB4N2	IO	DIFIO_B48n		AG19	AF17												
B4	VREFB4N1	IO	DIFIO_B49p		Y18	V15												
B4	VREFB4N1	IO	DIFIO_B49n		AA18	V15												
B4	VREFB4N1	IO	DIFIO_B50p		AK20	V16												
B4	VREFB4N1	IO	DIFIO_B50n		AK21	W16												
B4	VREFB4N1	IO	DIFIO_B51p		AJ22	U16												
B4	VREFB4N1	IO	DIFIO_B51n		AK22	V17												
B4	VREFB4N1	IO	DIFIO_B52p		AJ20	W18	W15							DQ4B	DQ5B	DQ5B	DQ5B	
B4	VREFB4N1	IO	DIFIO_B52n		AH20	AF18	Y15							DM2B	DM5B/BWS#5B	DM5B/BWS#5B	DM5B/BWS#5B	
B4	VREFB4N1	IO	DIFIO_B53p		AH21	Y17												
B4	VREFB4N1	IO	DIFIO_B53n		AJ21	AA17												
B4	VREFB4N1	IO	VREFB4N1		AG21	AB18	W16											
B4	VREFB4N1	IO	DIFIO_B54p		Y19	AC18	U14	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	DQ5B					
B4	VREFB4N1	IO	DIFIO_B54n		AA20	AD18	U15	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	DQ5B	DQ2B	DQ5B	DQ5B	DQ5B	
B4	VREFB4N1	IO	DIFIO_B55p		AE20	AE19	Y16								DQ2B	DQ5B	DQ5B	DQ5B
B4	VREFB4N1	IO	DIFIO_B55n		AE21	AF19	AA16	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	DQ5B	DQ2B	DQ5B	DQ5B	DQ5B	
B4	VREFB4N1	IO	DIFIO_B56p		AG22													
B4	VREFB4N1	IO	DIFIO_B56n		AK22													
B4	VREFB4N1	IO	DIFIO_B57p		AJ21	AE21												
B4	VREFB4N1	IO	DIFIO_B57n		AK22	AF21												
B4	VREFB4N1	IO	DIFIO_B58p		AG22	AF21												
B4	VREFB4N1	IO	DIFIO_B58n		AK23	AF22												
B4	VREFB4N1	IO	DIFIO_B59p		AK23	AF20	W17	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	DQ5B	DQ2B	DQ5B	DQ5B	DQ5B	
B4	VREFB4N1	IO	DIFIO_B59n		AK24	AF21	Y17	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	DQ5B	DQ2B	DQ5B	DQ5B	DQ5B	
B4	VREFB4N1	IO	DIFIO_B60p		AJ24	Y18	DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	DQ5B	DQ2B	DQ5B	DQ5B	DQ5B	DQ5B	
B4	VREFB4N1	IO	DIFIO_B60n		AK25	AA18									DQ2B	DQ5B	DQ5B	DQ5B
B4	VREFB4N1	IO	DIFIO_B61p		AG23	AD20		DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	DQ5B					
B4	VREFB4N1	IO	DIFIO_B61n		AH23	AE21												
B4	VREFB4N1	IO	DIFIO_B62p		AK26	AE22		DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	DQ5B					
B4	VREFB4N1	IO	DIFIO_B62n		AK27	AF22												
B4	VREFB4N0	IO	DIFIO_B63p		AH25	U18		DQ2B	DQ2B	DQ2B	DQ5B	DQ5B	DQ5B					
B4	VREFB4N0	IO	DIFIO_B63n		AK26	V18												
B4	VREFB4N0	IO	DIFIO_B64p		AJ27	AD20		DM0B	DM2B/BWS#2B	DM2B/BWS#2B								
B4	VREFB4N0	IO	DIFIO_B64n		AK28	AB20												
B4	VREFB4N0	IO	DIFIO_B65p		AG24	AE23												
B4	VREFB4N0	IO	DIFIO_B65n		AH24	AF23												
B4	VREFB4N0	IO	VREFB4N0</															

Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484	
B4	VREFB4N0	IO	DIFIO_B7zp		AG28	V19	W18	DQ0B	DQ2B	DQ2B							
B4	VREFB4N0	IO	DIFIO_B7zn		AH28	W19	Y19							DQ2B	DQ5B	DQ5B	
B4	VREFB4N0	IO	PLL3_CLKOUTp		AF24	AA21	AA22										
B4	VREFB4N0	IO	PLL3_CLKOUTn		AF25	AB21	AB22										
B4	VREFB4N0	IO	RUP2		AD24	Y21	W19	DQ0B	DQ2B	DQ2B							
B4	VREFB4N0	IO	RDN2		AE24	AA22	Y20	DQ0B	DQ2B	DQ2B							
B5	VREFB5N2	IO	RUP3		AD25	Y22	T17										
B5	VREFB5N2	IO	RDN3		AD26	Y23	L18										
B5	VREFB5N2	IO	DIFIO_R61n		AG28	AE24	B17	DM6R/BWS#5R	DM3R/BWS#3R	DM0R/BWS#0R	DM3R/BWS#3R	DM3R/BWS#3R	DM1R/BWS#1R	DM3R/BWS#3R	DM3R/BWS#3R	DM1R/BWS#1R	
B5	VREFB5N2	IO	DIFIO_R61p		AC25	AA23	R16	DQSSR/CQ5R#/DPCLK6	DQSSR/CQ5R#/DPCLK6	DQSSR/CQ5R#/DPCLK6	DQSSR/CQ5R#/DPCLK6	DQSSR/CQ5R#/DPCLK6	DQSSR/CQ5R#/DPCLK6	DQSSR/CQ5R#/DPCLK6	DQSSR/CQ5R#/DPCLK6	DQSSR/CQ5R#/DPCLK6	
B5	VREFB5N2	IO	DIFIO_R60n		AA25	AB24	W22	DQ0R	DQ3R	DQ0R				DQ3R	DQ3R	DQ1R	
B5	VREFB5N2	IO	DIFIO_R60p		AB25	AB23	Y22	DQ0R	DQ3R	DQ0R				DQ3R	DQ3R	DQ1R	
B5	VREFB5N2	IO	DIFIO_R59n		Y25			DQ0R	DQ3R	DQ0R							
B5	VREFB5N2	IO	DIFIO_R59p		AE26	AC24	DQ5R	DQ3R	DQ0R	DQ3R	DQ3R	DQ0R	DQ1R				
B5	VREFB5N2	IO	DIFIO_R58n		AE25	AC23					DQ3R	DQ3R	DQ1R				
B5	VREFB5N2	IO	DIFIO_R58p		AJ30												
B5	VREFB5N2	IO	DIFIO_R57n		AG29	AE26	W21	DQ5R	DQ3R	DQ0R				DQ3R	DQ3R	DQ1R	
B5	VREFB5N2	IO	DIFIO_R57p		AH29	AE25	W20	DQ5R	DQ3R	DQ0R				DQ3R	DQ3R	DQ1R	
B5	VREFB5N2	IO	DIFIO_R56n		Y27			DQ5R	DQ3R	DQ0R							
B5	VREFB5N2	IO	DIFIO_R56p		AE27	V22	DQ5R	DQ3R	DQ0R	DQ3R	DQ3R	DQ0R	DQ1R				
B5	VREFB5N1	IO	DIFIO_R55n	DEV_OE	AF29	W22	P14										
B5	VREFB5N1	IO	DIFIO_R55p	DEV_CLRn	AF27	V21	P13										
B5	VREFB5N2	IO	DIFIO_R54n		AD30	A26	V21	DQ5R	DQ3R	DQ0R				DQ3R	DQ3R	DQ1R	
B5	VREFB5N2	IO	DIFIO_R54p		AG30	AD25	V20	DM3R/BWS#3R	DM3R/BWS#3R	DM0R/BWS#0R	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R	
B5	VREFB5N2	IO	DIFIO_R53n		AE28	U23	DQ3R	DQ3R	DQ0R	DQ3R	DQ3R	DQ1R					
B5	VREFB5N2	IO	DIFIO_R53p		AE27	V22	DQ3R	DQ3R	DQ0R	DQ3R	DQ3R	DQ1R					
B5	VREFB5N1	IO	DIFIO_R52n		AE30	V24	U20				DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R	
B5	VREFB5N1	IO	DIFIO_R52p		AE29	V23	T19	DQ3R	DQ3R	DQ0R							
B5	VREFB5N1	IO	DIFIO_R51n		AD28	AC26	T20				DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R	
B5	VREFB5N1	IO	DIFIO_R51p		AD27	AC25	R19	DQ3R	DQ3R	DQ0R	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R	
B5	VREFB5N1	IO	DIFIO_R50n		Y22	AB26	U22	DQ3R	DQ3R	DQ0R	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R	
B5	VREFB5N1	IO	DIFIO_R50p		AC22	AC25	V22	DQ3SR/CQ3R#/DPCLK7	DQ3SR/CQ3R#/DPCLK7	DQ3SR/CQ3R#/DPCLK7	DQ3SR/CQ3R#/DPCLK7	DQ3SR/CQ3R#/DPCLK7	DQ3SR/CQ3R#/DPCLK7	DQ3SR/CQ3R#/DPCLK7	DQ3SR/CQ3R#/DPCLK7	DQ3SR/CQ3R#/DPCLK7	
B5	VREFB5N1	IO	DIFIO_R49n		AC28	U23	DQ3R	DQ3R	DQ0R	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ3R	DQ1R	
B5	VREFB5N1	IO	DIFIO_R49p		AB28	V25	R21	DQ3R	DQ3R	DQ0R	DM1R/BWS#1R	DM3R/BWS#3R	DM1R/BWS#1R				
B5	VREFB5N1	IO	DIFIO_R48n		AB27	Y24	R20				DQ1R	DQ3R	DQ1R	DM1R/BWS#1R	DM3R/BWS#3R	DM1R/BWS#1R	
B5	VREFB5N1	IO	DIFIO_R47n		AD30	Y26	DQ3R	DQ3R	DQ0R	DQ3R	DQ3R	DQ1R	DQ3R	DQ3R	DQ1R	DQ1R	
B5	VREFB5N1	IO	DIFIO_R47p		AD29	A26											
B5	VREFB5N1	IO	DIFIO_R46n		AB30	T19	T22	DQ3R	DQ3R	DQ0R				DQ1R	DQ3R	DQ1R	
B5	VREFB5N1	IO	DIFIO_R46p		AC30	U19	T21										
B5	VREFB5N1	IO	VREFB5N1		V21	U24	P20										
B5	VREFB5N1	IO	DIFIO_R45n		V28												
B5	VREFB5N1	IO	DIFIO_R45p		AA28	W25											
B5	VREFB5N1	IO	DIFIO_R44n		AD29	W24											
B5	VREFB5N1	IO	DIFIO_R44p		AD29	W24											
B5	VREFB5N1	IO	DIFIO_R43n		V26	V26	L15	DQ1R			DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R	
B5	VREFB5N1	IO	DIFIO_R43p		AA30	W26	L14										
B5	VREFB5N1	IO	DIFIO_R42n		T21			DQ1R									
B5	VREFB5N1	IO	DIFIO_R42p		U21												
B5	VREFB5N0	IO	DIFIO_R41n		V26	T23	P22				DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R	
B5	VREFB5N0	IO	DIFIO_R41p		V25	T22	R22										
B5	VREFB5N0	IO	DIFIO_R40n		T25	U26	M17										
B5	VREFB5N0	IO	DIFIO_R40p		U25	U25	N17	DQ1R			DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R	
B5	VREFB5N0	IO	DIFIO_R39n		W26	T25	L13										
B5	VREFB5N0	IO	DIFIO_R39p		W25	T24	M13	DQ1R			DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R	
B5	VREFB5N0	IO	DIFIO_R38n		W28	R20	N20										
B5	VREFB5N0	IO	DIFIO_R38p		W17	R19	N19	DQSS1R/CQ1R#/DPCLK8	DQSS1R/CQ1R#/DPCLK8	DQSS1R/CQ1R#/DPCLK8	DQSS1R/CQ1R#/DPCLK8	DQSS1R/CQ1R#/DPCLK8	DQSS1R/CQ1R#/DPCLK8	DQSS1R/CQ1R#/DPCLK8	DQSS1R/CQ1R#/DPCLK8	DQSS1R/CQ1R#/DPCLK8	
B5	VREFB5N0	IO	DIFIO_R37n		W30												
B5	VREFB5N0	IO	DIFIO_R37p		W29												
B5	VREFB5N0	IO	DIFIO_R36n		V28	T26	N22	DQ1R			DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R	
B5	VREFB5N0	IO	DIFIO_R36p		V27	R25	N21	DQ1R			DQ1R	DQ3R	DQ1R	DQ1R	DQ3R	DQ1R	
B5	VREFB5N0	IO	DIFIO_R35n		U28	R23											
B5	VREFB5N0	IO	DIFIO_R35p		U27	R22											
B5	VREFB5N0	IO	VREFB5N0		U30	R24	M20										
B5	VREFB5N0	IO	DIFIO_R34n		T24	P20	M19	DQ1R						DQ1R	DQ3R	DQ1R	
B5	VREFB5N0	IO	DIFIO_R34p		T23	P19	M18	DQ1R						DQ1R	DQ3R	DQ1R	
B5	VREFB5N0	IO	DIFIO_R33n		T27	P24					DQ1R	DQ3R	DQ1R				
B5	VREFB5N0	IO	DIFIO_R33p		T26	P23					DQ1R	DQ3R	DQ1R				
B5	VREFB5N0	IO	DIFIO_R32n		R29	N20	L20	DM0R	DM0R/BWS#0R	DM0R/BWS#0R	DM0R	DM1R/BWS#1R	DM0R	DM0R	DM1R/BWS#1R	DM1R/BWS#1R	
B5	VREFB5N0	IO	DIFIO_R32p		T28	N19	L19	DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ0R	DQ0R	DQ1R	DQ1R	
B5	VREFB5N0	IO	DIFIO_R31n		R28	N23	J20										
B5	VREFB5N0	IO	DIFIO_R31p		R25	N22	J19										
B6	VREFB6N2	IO	DIFIO_R30n		R28	M24		DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ0R	DQ1R			
B6	VREFB6N2	IO	DIFIO_R30p		R27	N27		DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ0R	DQ1R			
B6	VREFB6N2	IO	DIFIO_R29n		P30	L19	H22	DQ50R/CQ1R,DPCLK9	DQ50R/CQ1R,DPCLK9	DQ50R/CQ1R,DPCLK9	DQ50R/CQ1R,DPCLK9	DQ50R/CQ1R,DPCLK9	DQ50R/CQ1R,DPCLK9	DQ50R/CQ1R,DPCLK9	DQ50R/CQ1R,DPCLK9	DQ50R/CQ1R,DPCLK9	
B6	VREFB6N2	IO	DIFIO_R29p		R30	M19	J21				DQ0R	DQ0R	DQ1R	DQ0R	DQ1R		
B6	VREFB6N2	IO	DIFIO_R28n		R29	M20	J22										
B6	VREFB6N2	IO	DIFIO_R28p		R27	M21	J23										
B6	VREFB6N2	IO	DIFIO_R27n		N26	M23	J15										
B6	VREFB6N2	IO	DIFIO_R27p		N26	M22	J16										
B6	VREFB6N2	IO	DIFIO_R26n		P25	M26	J22										
B6	VREFB6N2	IO	DIFIO_R26p		R24	M25	K22	DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ0R	DQ1R	DQ1R	DQ1R	
B6	VREFB6N2	IO	DIFIO_R25n		N28	L22	K20										
B6	VREFB6N2	IO	DIFIO_R25p		N27	M22	K19	DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ0R	DQ1R	DQ1R	DQ1R	
B6	VREFB6N2	IO	DIFIO_R24n		M26	L26					DQ0R	DQ0R	DQ1R	DQ0R	DQ1R		
B6	VREFB6N2	IO	DIFIO_R24p		N30	L24	H21										
B6	VREFB6N2	IO	DIFIO_R23n		M29	L23	H20	DQ0R	DQ0R	DQ0R	DQ0R	DQ1R	DQ0R	DQ1R	DQ1R	DQ1R	
B6	VREFB6N2	IO	DIFIO_R23p		N29	G21											
B6	VREFB6N2	IO	DIFIO_R22n		N24	G20								DQ0R	DQ1R	DQ1R	
B6	VREFB6N2	IO	DIFIO_R22p		N23	K26											

Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484	
B6	VREFB6N1	IO	DIFFIO_R19n		G30	J25	F22					DQ1R	DQ1R	DQ0R	DQ1R	DQ1R	
B6	VREFB6N1	IO	DIFFIO_R19p		H30	K24	G22	DQ2R	DQ0R	DQ0R		DQ1R	DQ1R				
B6	VREFB6N1	IO	DIFFIO_R18n		J30	K22						DQ1R	DQ1R				
B6	VREFB6N1	IO	DIFFIO_R18p		J29	K21					DQ2R	DQ1R	DQ1R				
B6	VREFB6N1	IO	DIFFIO_R17n		K29	J20	E22								DQ1R	DQ1R	
B6	VREFB6N1	IO	DIFFIO_R17p		K28	K19	E21										
B6	VREFB6N1	IO	DIFFIO_R16n		N21	H26	D22				DM2R	DM1R/BWS#1R	DM1R/BWS#1R	DM2R	DM1R/BWS#1R	DM1R/BWS#1R	
B6	VREFB6N1	IO	DIFFIO_R16p		P21	H25	D21	DM2R									
B6	VREFB6N1	IO	DIFFIO_R15n		I6	F26	B22								DQ1R	DQ1R	
B6	VREFB6N1	IO	DIFFIO_R15p		L7	G26	C22	DQ2R	DQ0R	DQ0R	DQ2R	DQ1R	DQ1R				
B6	VREFB6N1	IO	DIFFIO_R14n		M22	A22									DQ2R	DQ1R	
B6	VREFB6N1	IO	DIFFIO_R14p		M21	A21									DQ1R	DQ1R	
B6	VREFB6N1	IO	VREFB6N1		I25	J24	H17										
B6	VREFB6N1	IO	DIFFIO_R13n		E30	J23	D20	DQ2R		DQ2R	DQ1R	DQ1R					
B6	VREFB6N1	IO	DIFFIO_R13p		F30	K23	D19	DQ2R	DQ0R	DQ0R	DQ2R	DQ1R	DQ1R				
B6	VREFB6N1	IO	DIFFIO_R12n		G29	G25	A20				DQ2R	DQ1R	DQ1R				
B6	VREFB6N1	IO	DIFFIO_R12p		G28	H24	B19				DQ2R	DQ1R	DQ1R				
B6	VREFB6N1	IO	DIFFIO_R11n		K27	E26	C20	DQ2R			DQ2R	DQ1R	DQ1R				
B6	VREFB6N1	IO	DIFFIO_R11p		K26	E25	C19	DQ2R			DQ2R	DQ1R	DQ1R				
B6	VREFB6N1	IO	DIFFIO_R10n		J26	D26	B21	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	DQS2R/CQ3R,DPCLK10	
B6	VREFB6N1	IO	DIFFIO_R10p		K25	D25	B20	DQ2R			DQ2R	DQ1R	DQ1R				
B6	VREFB6N0	IO	DIFFIO_R9n		I23	H23											
B6	VREFB6N0	IO	DIFFIO_R9p		D29	H22		DQ2R	DQ0R	DQ0R							
B6	VREFB6N0	IO	DIFFIO_R8n		H28												
B6	VREFB6N0	IO	DIFFIO_R8p		J28												
B6	VREFB6N0	IO	DIFFIO_R7n		C30	G24	DM4R	DM0R/BWS#0R	DM0R/BWS#0R								
B6	VREFB6N0	IO	DIFFIO_R7p		C29	F23	DQ4R	DQ0R	DQ0R								
B6	VREFB6N0	IO	VREFB6N0		K24	G23	G18										
B6	VREFB6N0	IO	DIFFIO_R6n		H25			DQ4R									
B6	VREFB6N0	IO	DIFFIO_R6p		J25												
B6	VREFB6N0	IO	DIFFIO_R5n		H27	E24	DQ4R	DQ0R	DQ0R								
B6	VREFB6N0	IO	DIFFIO_R5p		J27	F24	DQ4R	DQ0R	DQ0R								
B6	VREFB6N0	IO	DIFFIO_R4n		F29	C26											
B6	VREFB6N0	IO	DIFFIO_R4p		I28	G26											
B6	VREFB6N0	IO	DIFFIO_R3n		I28	H26		DQ4R	DQ0R	DQ0R	DQ2R	DQ1R	DQ1R				
B6	VREFB6N0	IO	DIFFIO_R3p		E27	B26		DQ4R			DQ2R	DQ1R	DQ1R				
B6	VREFB6N0	IO	DIFFIO_R2n		G27	C24	G17							DQ2R	DQ1R	DQ1R	
B6	VREFB6N0	IO	DIFFIO_R2p		G26	D24	G16	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	DQS4R/CQ5R,DPCLK11	
B6	VREFB6N0	IO	DIFFIO_R1p		F27	G22	G19	DQ4R	DQ0R	DQ0R				DQ2R	DQ1R	DQ1R	
B7	VREFB7N0	IO	RUP4		G25	E23	F16								DQ2R	DQ1R	DQ1R
B7	VREFB7N0	IO	IRDN4		F25	D23	F17										
B7	VREFB7N0	IO	PLL4_CLKOUTn		C27	E21	C17										
B7	VREFB7N0	IO	PLL4_CLKOUTp		D27	E22	C18										
B7	VREFB7N0	IO			F24	C23	B18										
B7	VREFB7N0	IO			I25	A18											
B7	VREFB7N0	IO	DIFFIO_T69n		C28	H18	A18	DQ0T	DQ5T					DQ2T	DQ5T	DQ5T	
B7	VREFB7N0	IO	DIFFIO_T69p		D28	J17	A19	DQ0T	DQ5T					DQ2T	DQ5T	DQ5T	
B7	VREFB7N0	IO	DIFFIO_T68n		G24			DQ0T	DQ5T								
B7	VREFB7N0	IO	DIFFIO_T68p		H24			DQ0T	DQ5T								
B7	VREFB7N0	IO	DIFFIO_T67n		K22	J18	D17										
B7	VREFB7N0	IO	DIFFIO_T67p		K21	J19	E17										
B7	VREFB7N0	IO	DIFFIO_T66n		F23	C22		DQ0T	DQ5T								
B7	VREFB7N0	IO	DIFFIO_T66p		G23	D22		DQ0T	DQ5T								
B7	VREFB7N0	IO	DIFFIO_T65n		A29	A24	B16	DQS0T/CQ1T,DPCLK12	DQS0T/CQ1T,DPCLK12	DQS0T/CQ1T,DPCLK12	DQS0T/CQ1T,DPCLK12	DQS0T/CQ1T,DPCLK12	DQS0T/CQ1T,DPCLK12	DQS0T/CQ1T,DPCLK12	DQS0T/CQ1T,DPCLK12	DQS0T/CQ1T,DPCLK12	
B7	VREFB7N0	IO	DIFFIO_T65p		B30	A25	C16	DQ0T	DQ5T					DQ2T	DQ5T	DQ5T	
B7	VREFB7N0	IO	VREFB7N0		G21	E20	D16										
B7	VREFB7N0	IO	DIFFIO_T64n		F22	G17		DQ0T	DQ5T								
B7	VREFB7N0	IO	DIFFIO_T64p		G22	H17		DM0T	DM5T/BWS#5T								
B7	VREFB7N0	IO	DIFFIO_T63n		A26	A23	A16										
B7	VREFB7N0	IO	DIFFIO_T63p		B28	B23	A17	DQ2T	DQ5T					DQ2T	DQ5T	DQ5T	
B7	VREFB7N0	IO	DIFFIO_T62n		A27	D20											
B7	VREFB7N0	IO	DIFFIO_T62p		B27	D21		DQ2T	DQ5T								
B7	VREFB7N0	IO	DIFFIO_T61n		D24	H16	C15								DQ2T	DQ5T	DQ5T
B7	VREFB7N0	IO	DIFFIO_T61p		E24	J16	D15	DQ2T	DQ5T								
B7	VREFB7N0	IO	DIFFIO_T60n		C26	E18											
B7	VREFB7N0	IO	DIFFIO_T60p		D26	E19		DQ2T	DQ5T								
B7	VREFB7N0	IO	DIFFIO_T59n		A25	H15											
B7	VREFB7N0	IO	DIFFIO_T59p		A26	J15		DQ2T	DQ5T								
B7	VREFB7N0	IO	DIFFIO_T58n		C25	B22					DQ2T	DQ5T	DQ5T				
B7	VREFB7N0	IO	DIFFIO_T58p		D25	C23											
B7	VREFB7N0	IO	DIFFIO_T57n		D22	C20		DQ2T	DQ5T			DQ2T	DQ5T	DQ5T			
B7	VREFB7N0	IO	DIFFIO_T57p		E22	D19											
B7	VREFB7N0	IO	DIFFIO_T56n		D21	E15	A15	DQ2T	DQ5T					DQ2T	DQ5T	DQ5T	
B7	VREFB7N0	IO	DIFFIO_T56p		E21	G15	B15							DQ2T	DQ5T	DQ5T	
B7	VREFB7N0	IO	DIFFIO_T55n		F19	C14	DQ2T	DQ5T									
B7	VREFB7N0	IO	DIFFIO_T55p		G20	D14											
B7	VREFB7N0	IO	DIFFIO_T54n		A24			DM2T	DM5T/BWS#5T	DM5T/BWS#5T							
B7	VREFB7N0	IO	DIFFIO_T54p		B25												
B7	VREFB7N0	IO	DIFFIO_T53n		B24												
B7	VREFB7N0	IO	DIFFIO_T53p		C24												
B7	VREFB7N0	IO	DIFFIO_T52n		C23	A22	A13				DQ2T	DQ5T	DQ5T				
B7	VREFB7N0	IO	DIFFIO_T52p		I23	B21	A14				DQ2T	DQ5I	DQ5I				
B7	VREFB7N0	IO	DIFFIO_T51n		A23	A20	C12							DQ5T	DQ5T	DQ5T	
B7	VREFB7N0	IO	DIFFIO_T51p		A23	A21	C13	DQ4T	DQ5T	DQ5T	DQ2T	DQ5T	DQ5T				
B7	VREFB7N0	IO	VREFB7N1		C21	E17	D13										
B7	VREFB7N0	IO	DIFFIO_T50n		F20												
B7	VREFB7N0	IO	DIFFIO_T50p		F21												
B7	VREFB7N0	IO	DIFFIO_T49n		B22	B19	B12							DQ4T	DQ5T	DQ5T	
B7	VREFB7N0	IO	DIFFIO_T49p		C22	C19	B13	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ4T		DQ5T	DQ5T	
B7	VREFB7N0	IO	DIFFIO_T48n		A21	C18					DM2T	DM5T/BWS#5T	DM5T/BWS#5T				
B7	VREFB7N0	IO	DIFFIO_T48p		B21	D18											
B7	VREFB7N0	IO	DIFFIO_T47n		F17	A18	G14										
B7	VREFB7N0	IO	DIFFIO_T47p		G17	A19	G15	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13	DQS2T/CQ3T,DPCLK13	
B7	VREFB7N0	IO	DIFFIO_T46n														

Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484		
B7	VREFB7N2	IO	DIFFIO_T43p		D19			DQ4T	DQ3T	DQ5T				DQ4T	DQ5T	DQ5T		
B7	VREFB7N2	IO	DIFFIO_T42n		A19	G14	C10							DQ4T	DQ5T	DQ5T		
B7	VREFB7N2	IO	DIFFIO_T42p		B18	H14	C11							DQ4T	DQ5T	DQ5T		
B7	VREFB7N2	IO	DIFFIO_T41n		C18	A16	H13	DQ4T	DQ3T	DQ5T	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T		
B7	VREFB7N2	IO	DIFFIO_T41p		D18	A17	J13							DQ4T	DQ5T	DQ5T		
B7	VREFB7N2	IO	VREFB7N2		G16	D16	F12							DQ4T	DQ5T	DQ5T		
B7	VREFB7N2	IO	DIFFIO_T40n		F16	B17	A11							DQ4T	DQ5T	DQ5T		
B7	VREFB7N2	IO	DIFFIO_T40p		G16	C16	A12							DQ4T	DQ5T	DQ5T		
B7	VREFB7N2	IO	DIFFIO_T39n		A17	A15		DQ4T	DQ3T	DQ5T	DQ4T	DQ5T	DQ5T					
B7	VREFB7N2	IO	DIFFIO_T39p		A16	B15								DQ5T				
B7	VREFB7N2	IO	DIFFIO_T38n		C17									DQ5T				
B7	VREFB7N2	IO	DIFFIO_T38p		D17									DQ5T				
B7	VREFB7N2	IO	DIFFIO_T37n		K18	D15	A10	DQ4T	DQ3T	DQ5T	DQ4T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T		
B7	VREFB7N2	IO	DIFFIO_T37p		K19	E15	B10	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14	DQS4T/CQ5T,DPCLK14		
B7	VREFB7N2	IO	DIFFIO_T36n		A16	C14	G12			DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	
B7	VREFB7N2	IO	DIFFIO_T36p		B16	C15	H12	DM4T	DM3T/BWS#3T	DM5T/BWS#5T	DM4T	DM5T/BWS#5T	DM5T/BWS#5T	DM4T	DM5T/BWS#5T	DM5T/BWS#5T	DM5T/BWS#5T	
B7	VREFB7N2	IO			K17													
B7	VREFB7N2	CLK108	DIFFCLKL_5n		A15	A14	A9											
B7	VREFB7N2	CLK109	DIFFCLKL_5p		B15	B14	B9											
B8A	VREFB8N0	CLK1010	DIFFCLKL_4n,REFCLK3n		K15	L14	J10											
B8A	VREFB8N0	CLK1011	DIFFCLKL_4n,REFCLK3p		L15	L15	K10											
B8	VREFB8N0	IO	DIFFIO_T35n		A15	D13												
B8	VREFB8N0	IO	DIFFIO_T35p		G15	C13												
B8	VREFB8N0	IO	DIFFIO_T34n		C16	A12	A8	DQS5T/CQ5T#,DPCLK15	DQS5T/CQ5T#,DPCLK15	DQS5T/CQ5T#,DPCLK15	DQS5T/CQ5T#,DPCLK15	DQS5T/CQ5T#,DPCLK15	DQS5T/CQ5T#,DPCLK15	DQS5T/CQ5T#,DPCLK15	DQS5T/CQ5T#,DPCLK15	DQS5T/CQ5T#,DPCLK15		
B8	VREFB8N0	IO	DIFFIO_T34p		D16	A13	B7	DQ5T	DQ3T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	
B8	VREFB8N0	IO	DIFFIO_T33n		G13													
B8	VREFB8N0	IO	DIFFIO_T33p		G14													
B8	VREFB8N0	IO	DIFFIO_T32n		A13	A11		DQ5T	DQ3T	DQ5T	DQ3T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N0	IO	DIFFIO_T32p		A14	B11		DQ5T	DQ3T	DQ5T	DQ3T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N0	IO	DIFFIO_T31n		E16	A10	A6							DQ5T	DQ5T	DQ5T		
B8	VREFB8N0	IO	DIFFIO_T31p		F15	B10	A7							DQ5T	DQ5T	DQ5T		
B8	VREFB8N0	IO	VREFB8N0		B13	D14	D12											
B8	VREFB8N0	IO	DIFFIO_T30n		E15	A8								DQ5T	DQ5T	DQ5T		
B8	VREFB8N0	IO	DIFFIO_T30p		A10	D13	B8											
B8	VREFB8N0	IO	DIFFIO_T29n		A12	A8		DQ5T	DQ3T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	
B8	VREFB8N0	IO	DIFFIO_T29p		B12	A7								DQ5T	DQ5T	DQ5T		
B8	VREFB8N0	IO	DIFFIO_T28n		C15	J14	A4								DQ5T	DQ5T	DQ5T	
B8	VREFB8N0	IO	DIFFIO_T28p		D15	K13	A5	DQ5T	DQ3T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	
B8	VREFB8N0	IO	DIFFIO_T27n		A10													
B8	VREFB8N0	IO	DIFFIO_T27p		A11													
B8	VREFB8N0	IO	DIFFIO_T26n		C14	E13	A2	DQ5T	DQ3T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	
B8	VREFB8N0	IO	DIFFIO_T26p		D14	E14	A3											
B8	VREFB8N0	IO	DIFFIO_T25n		C13													
B8	VREFB8N0	IO	DIFFIO_T25p		D13													
B8	VREFB8N0	IO	DIFFIO_T24n		E13	H13	B3								DQ5T	DQ5T	DQ5T	
B8	VREFB8N0	IO	DIFFIO_T24p		F13	J13	B4	DQ5T	DQ3T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N0	IO	DIFFIO_T23n		B10	D13	B8									DQ5T	DQ5T	
B8	VREFB8N0	IO	DIFFIO_T23p		C10	E12	C6									DQ5T	DQ5T	
B8	VREFB8N1	IO	DIFFIO_T22n		F12	C11		DQ5T	DQ3T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N1	IO	DIFFIO_T22p		G12	C12								DQ5T	DQ5T	DQ5T		
B8	VREFB8N1	IO	DIFFIO_T21n		C12	A5												
B8	VREFB8N1	IO	DIFFIO_T21p		D12	B5												
B8	VREFB8N1	IO	DIFFIO_T20n		A8	H12	A1	DM5T	DM3T/BWS#3T	DQ5T				DQ5T	DQ5T	DQ5T		
B8	VREFB8N1	IO	DIFFIO_T20p		B7	J12	B1								DQ5T	DQ5T	DQ5T	
B8	VREFB8N1	IO	DIFFIO_T19n		A9	J11	C8											
B8	VREFB8N1	IO	DIFFIO_T19p		B9	K12	D8	DQ3T	DQ3T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N1	IO	DIFFIO_T18n		A7	D12												
B8	VREFB8N1	IO	DIFFIO_T18p		B6	E11		DQ3T	DQ3T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N1	IO	DIFFIO_T17n		D11	G11	C1											
B8	VREFB8N1	IO	DIFFIO_T17b		D11	H11	C2	DQ3T	DQ3T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N1	IO	VREFB8N1		G11	D11	D11											
B8	VREFB8N1	IO	DIFFIO_T16n		A5	B6		DM3T/BWS#3T	DM1T/BWS#1T	DQ5T/BWS#5T	DM5T/BWS#5T	DM3T/BWS#3T	DM5T/BWS#5T	DM5T/BWS#5T				
B8	VREFB8N1	IO	DIFFIO_T16p		A6	B7												
B8	VREFB8N1	IO	DIFFIO_T15n		D7	A4	C7	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPCLK16	DQS3T/CQ3T#,DPCLK16		
B8	VREFB8N1	IO	DIFFIO_T15p		E7	B4	D7							DQ5T	DQ5T	DQ5T		
B8	VREFB8N1	IO	DIFFIO_T14n		E12	B9	C3											
B8	VREFB8N1	IO	DIFFIO_T14p		F11	C10	C4	DQ3T	DQ3T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	
B8	VREFB8N1	IO	DIFFIO_T13n		C4	A2	E8							DQ3T	DQ3T	DQ3T	DQ3T	
B8	VREFB8N1	IO	DIFFIO_T13p		D4	A3	F8	DQ3T	DQ3T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T	
B8	VREFB8N1	IO	DIFFIO_T12n		C5			DQ3T	DQ3T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N2	IO	DIFFIO_T12p		D5													
B8	VREFB8N2	IO	DIFFIO_T11n		C7	C4		DQ3T	DQ3T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N2	IO	DIFFIO_T11p		D6	C5		DQ3T	DQ3T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N2	IO	DIFFIO_T10n		D5	B1	C5	DQ3T	DQ3T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N2	IO	DIFFIO_T10p		E6	B2	D4	DQ1T	DQ1T	DQ1T	DQ1T	DQ1T	DQ1T	DQ1T				
B8	VREFB8N2	IO	DIFFIO_T9n		F10	D9	O5	DQ1T	DQ1T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N2	IO	DIFFIO_T9p		G10	D10	E5	DQS1T/CQ1T#,DPCLK17	DQS1T/CQ1T#,DPCLK17	DQS1T/CQ1T#,DPCLK17	DQS1T/CQ1T#,DPCLK17	DQS1T/CQ1T#,DPCLK17	DQS1T/CQ1T#,DPCLK17	DQS1T/CQ1T#,DPCLK17	DQS1T/CQ1T#,DPCLK17	DQS1T/CQ1T#,DPCLK17		
B8	VREFB8N2	IO	DIFFIO_T8n		C3	G10	C9	DQ1T	DQ1T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N2	IO	DIFFIO_T8p		D3	H10	D9	DQ1T	DQ1T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N2	IO	DIFFIO_T7n		D10	G9	D6	DQ1T	DQ1T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N2	IO	DIFFIO_T7p		E10	H9	E6	DQ1T	DQ1T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N2	IO	DIFFIO_T6n		F9			DQ1T	DQ1T	DQ5T	DQ5T	DQ5T	DQ5T	DQ5T				
B8	VREFB8N2	IO	DIFFIO_T6p		G9													
B8	VREFB8N2	IO	DIFFIO_T5n		C8	E9	D10											
B8	VREFB8N2	IO	DIFFIO_T5p		E9													
B8	VREFB8N2	IO	DIFFIO_T4n		C2	C6	F6	DM1T/BWS#1T	DM1T/BWS#1T	DM5T/BWS#5T	DM3T/BWS#3T	DM3T/BWS#3T	DM5T/BWS#5T	DM3T/BWS#3T	DM3T/BWS#3T	DM5T/BWS#5T	DM5T/BWS#5T	
B8	VREFB8N2	IO	DIFFIO_T4p		D1													

Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484	
B8	VREFB8N2	IO		CLKUSR	A4	D4	G11										
B8	VREFB8N2	REFCLK4n	DIFFCLK_8n		K11	K10											
B8B	VREFB8N2	REFCLK4p	DIFFCLK_8p,CLKIO17		L11	L10											
B8B	VREFB8N2	REFCLK5n	DIFFCLK_9n		L10	K9											
B8B	VREFB8N2	REFCLK5p	DIFFCLK_9p,CLKIO19		M10	L9											
B9	VREFB8N2	IO		DATA0	A3	D6	K4										
B9	VREFB8N2	IO		DATA1,ASDO	G9	E6	D1										
B9	VREFB8N2	IO		NCSO	B4	D5	J4										
B9		DCLK		DCLK	B3	F6	D3										
B9		MCONFIG		MCONFIG	B1	E5	H4										
B9		rCE		rCE	C1	H7	D2										
B9		TDI		TDI	E2	G6	F5										
B9		TCK		TCK	E2	G8	F4										
B9		TMS		TMS	E1	F5	G5										
B9		TDO		TDO	F1	H8	E3										
		GND			J7	J7	F3										
		GND			L7	K6	M3										
		GND			R7	N6	T4										
		GND			T7	P6	U3										
		GND			AAB	U6	V19										
		GND			W4	Y6	E19										
		GND			AQ24	W20	F4										
		GND			J24	G20	AA11										
		GND			RA11	M7	AA14										
		GND			AA19	AB10	AA17										
		GND			AB10	AB13	AA5										
		GND			AC11	AB16	AA8										
		GND			AC14	AB19	B11										
		GND			AC17	AB22	B14										
		GND			AC20	AB25	B17										
		GND			AC23	AE12	B2										
		GND			AC26	AE16	B5										
		GND			AC29	AE20	B8										
		GND			AO6	AE24	D4										
		GND			AF11	AI4	D18										
		GND			AF14	AE8	E7										
		GND			AF17	B12	F11										
		GND			AF20	B16	F13										
		GND			AF23	B20	F15										
		GND			AF26	B24	F21										
		GND			AF29	B3	F9										
		GND			AF5	B8	H11										
		GND			AF6	F10	H18										
		GND			AG2	F12	J6										
		GND			AJ11	F17	J8										
		GND			AJ14	F19	K4										
		GND			AJ17	F22	K15										
		GND			AJ2	F5	K21										
		GND			AJ20	F7	K5										
		GND			AJ23	G13	K7										
		GND			AJ26	H19	K9										
		GND			AJ29	J22	L10										
		GND			AJ5	J8	L12										
		GND			AJ8	K11	L18										
		GND			B11	K15	L6										
		GND			B14	K17	L8										
		GND			B17	K25	M5										
		GND			B2	L12	M9										
		GND			B20	L16	M10										
		GND			B23	L18	M4										
		GND			B26	L8	N6										
		GND			B29	M11	P11										
		GND			B5	M13	P16										
		GND			B8	M15	P18										
		GND			D2	M17	P21										
		GND			E11	M21	P9										
		GND			E14	M9	R12										
		GND			E17	N10	R6										
		GND			E20	N12	U10										
		GND			E23	N14	U17										
		GND			E26	N16	U21										
		GND			E29	N18	V11										
		GND			E5	N8	V14										
		GND			E8	P11	V5										
		GND			F3	P13	V8										
		GND			H11	P15	Y21										
		GND			H14	P17	R10										
		GND			H17	P22	R15										
		GND			H20	P25	N13										
		GND			H22	P9	M14										
		GND			H26	R10	N15										
		GND			H29	R12	M16										
		GND			H8	R14	L1										
		GND			J8	R16	K17										
		GND			K12	R18	J16										
		GND			K14	T11	K13										
		GND			K20	T13	H15										
		GND			K7	T17	J12										
		GND			L13	T7	AA1										
		GND			L17	U21	AA2										
		GND			L19	U8	AB2										
		GND			L21	V25	[E1]										
		GND			L23	Y16	E2										
		GND			L26	Y18	G1										
		GND			L29	Y8	G2										
		GND			M6	Y6	J1										
		GND			M12	AB1	I2										
		GND			M14	AB2	L1										
		GND			M16	AC2	L2										
		GND			M18	AD1	N1										
		GND			M20	E3	N2										

Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484	
		GND			N11	E4	R1										
		GND			N13	F1	R2										
		GND			N15	F2	U1										
		GND			N17	G3	U2										
		GND			N19	G4	W1										
		GND			N9	H1	W2										
		GND			P10	H2											
		GND			P12	J3											
		GND			P14	I4											
		GND			P16	K1											
		GND			P18	K2											
		GND			P20	L3											
		GND			P23	L4											
		GND			P26	M1											
		GND			P29	M2											
		GND			P8	N3											
		GND			R11	N4											
		GND			R13	P1											
		GND			R15	P2											
		GND			R17	R3											
		GND			R19	R4											
		GND			R21	T1											
		GND			R9	T2											
		GND			T10	U3											
		GND			T12	U4											
		GND			T14	V1											
		GND			T16	V2											
		GND			T18	W3											
		GND			T20	W4											
		GND			T22	Y1											
		GND			U11	Y2											
		GND			U13												
		GND			U15												
		GND			U17												
		GND			U19												
		GND			U23												
		GND			U26												
		GND			U29												
		GND			U9												
		GND			V10												
		GND			V14												
		GND			V16												
		GND			V18												
		GND			V20												
		GND			V24												
		GND			V6												
		GND			W13												
		GND			W17												
		GND			W19												
		GND			W21												
		GND			W9												
		GND			Y10												
		GND			Y14												
		GND			Y16												
		GND			Y23												
		GND			Y26												
		GND			Y29												
		GND			A3												
		GND			A44												
		GND			A45												
		GND			A91												
		GND			AB2												
		GND			AB5												
		GND			AB6												
		GND			AC3												
		GND			AC4												
		GND			AC5												
		GND			AD1												
		GND			AD2												
		GND			AD5												
		GND			AZ2												
		GND			AF1												
		GND			AF2												
		GND			G1												
		GND			G2												
		GND			G3												
		GND			G4												
		GND			G5												
		GND			H1												
		GND			H2												
		GND			H5												
		GND			H6												
		GND			J3												
		GND			J4												
		GND			J5												
		GND			K1												
		GND			K2												
		GND			L3												
		GND			L4												
		GND			L5												
		GND			M1												
		GND			M2												
		GND			M6												
		GND			N3												
		GND			N4												
		GND			N6												
		GND			P1												
		GND			P2												
		GND			P5												
		GND			R3												
		GND			R4												

Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484	
		GND			R5												
		GND			T1												
		GND			T2												
		GND			T5												
		GND			U3												
		GND			U4												
		GND			U5												
		GND			U7												
		GND			W2												
		GND			W6												
		GND			W3												
		GND			W4												
		GND			W5												
		GND			W6												
		GND			Y1												
		GND			Y2												
		GND			K8												
		GND			AB7												
		VCC CLKIN3A			W16	U14	R12										
		VCC CLKIN3B			Y12	V9	P7										
		VCC CLKIN8A			Y16	K14	H10										
		VCC CLKIN8B			Z0	J3											
		VCCD PLL			K6	J6	G3										
		VCCD PLL			M9	L6	M4										
		VCCD PLL			P7	M6	R4										
		VCCD PLL			U7	R6	U4										
		VCCD PLL			Y7	T6	V18										
		VCCD PLL			Y8	V6	E18										
		VCCD PLL			AB23	Y20											
		VCCD PLL			J23	G21											
		VCCINT			AA10	L7	J5										
		VCCINT			AA14	J10	F7										
		VCCINT			K13	K16	G13										
		VCCINT			K14	K18	G9										
		VCCINT			L14	K9	H6										
		VCCINT			L16	L11	J11										
		VCCINT			L18	L13	J17										
		VCCINT			L20	L17	J7										
		VCCINT			M11	M10	J9										
		VCCINT			M13	M12	K16										
		VCCINT			M15	M14	K6										
		VCCINT			M17	M16	K8										
		VCCINT			M19	M16	L11										
		VCCINT			M9	M8	L17										
		VCCINT			N10	N11	L5										
		VCCINT			N12	N13	L7										
		VCCINT			N14	N15	L9										
		VCCINT			N16	N17	M10										
		VCCINT			N18	N9	M12										
		VCCINT			N20	P10	M6										
		VCCINT			N8	P12	N16										
		VCCINT			P11	P14	N5										
		VCCINT			P13	P16	N9										
		VCCINT			P15	P18	P12										
		VCCINT			P17	P8	P17										
		VCCINT			P19	R11	P6										
		VCCINT			P9	R13	P8										
		VCCINT			R10	R15	R7										
		VCCINT			R12	R17	H10										
		VCCINT			R14	R7	T12										
		VCCINT			R16	R9	U16										
		VCCINT			R18	T12	P10										
		VCCINT			R20	T16	T15										
		VCCINT			T11	T18	N14										
		VCCINT			T13	U11	M15										
		VCCINT			T15	U13	P15										
		VCCINT			T17	U15	K14										
		VCCINT			T19	U17	H16										
		VCCINT			T9	V10	K12										
		VCCINT			U10	V8											
		VCCINT			U12	T8											
		VCCINT			U14												
		VCCINT			U16												
		VCCINT			U18												
		VCCINT			U20												
		VCCINT			U8												
		VCCINT			V13												
		VCCINT			V17												
		VCCINT			V19												
		VCCINT			V9												
		VCCINT			W10												
		VCCINT			W14												
		VCCINT			W18												
		VCCINT			W20												
		VCCINT			W6												
		VCCINT			Y11												
		VCCINT			Y13												
		VCCINT			Y15												
		VCCINT			K9												
		VCCINT			AB8												
		VCCIO3			AB12	AA10	U11										
		VCCIO3			AB15	AA11	U8										
		VCCIO3			AC10	AA12	U9										
		VCCIO3			AC12	AA13	V10										
		VCCIO3			AC13	AA14	V12										
		VCCIO3			AC15	WB											
		VCCIO3			AD9												
		VCCIO3			AD11												
		VCCIO3			AD12												
		VCCIO3			AD13												
		VCCIO3			AD14												



Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484	
		VCCIO3		AD15													
		VCCIO4		AB18	AA16	U13											
		VCCIO4		AB19	AA18	V15											
		VCCIO4		AB20	AA19	V16											
		VCCIO4		AC18	AB17	V17											
		VCCIO4		AC19	Y15												
		VCCIO4		AC21	Y19												
		VCCIO4		AD22													
		VCCIO4		AD17													
		VCCIO4		AD18													
		VCCIO4		AD19													
		VCCIO4		AD20													
		VCCIO4		AD21													
		VCCIO5		AA23	P21	N18											
		VCCIO5		AA24	R21	P19											
		VCCIO5		U22	T20	R18											
		VCCIO5		U24	U20												
		VCCIO5		V22	V20												
		VCCIO5		V23													
		VCCIO5		W22													
		VCCIO5		W23													
		VCCIO5		W24													
		VCCIO5		V21													
		VCCIO6		L22	H21	H19											
		VCCIO6		L24	J21	J18											
		VCCIO6		M23	L20	K18											
		VCCIO6		M24	M20												
		VCCIO6		N22	N21												
		VCCIO6		N23													
		VCCIO6		P22													
		VCCIO6		P24													
		VCCIO6		R22													
		VCCIO6		R23													
		VCCIO7		E19	F16	E13											
		VCCIO7		H18	F18	E14											
		VCCIO7		H19	F20	E15											
		VCCIO7		H21	G16	E16											
		VCCIO7		H22	G18	F14											
		VCCIO7		J17	G19												
		VCCIO7		J18													
		VCCIO7		J19													
		VCCIO7		J20													
		VCCIO7		J21													
		VCCIO7		J22													
		VCCIO8		H10	E10	E10											
		VCCIO8		H12	E12	E11											
		VCCIO8		H13	F13	E12											
		VCCIO8		H15	F14	E10											
		VCCIO8		H16	F9	F10											
		VCCIO8		J10	G12												
		VCCIO8		J11													
		VCCIO8		J12													
		VCCIO8		J13													
		VCCIO8		J14													
		VCCIO8		J15													
		VCCIO8		J16													
		VCCIO9		H7	G7	G4											
		VCCA		J6	H6	F4											
		VCCA		K8	K7	L4											
		VCCA		R9	N7	T5											
		VCCA		T8	P7	V4											
		VCCA		AA7	U7	U19											
		VCCA		AA9	W6	F19											
		VCCA		AB24	W21												
		VCCA		K23	H20												
		NC		AG1	AB3	V3											
		NC		AH1	AB4	AA3											
		NC		A2													
		NC		AK2													
		VCCL_GXB		AA4	AD2	V3											
		VCCL_GXB		K5	GS	K3											
		VCCL_GXB		M5	H5	L3											
		VCCL_GXB		N7	L5	N3											
		VCCL_GXB		P6	P5	T3											
		VCCL_GXB		AA6	AA3												
		VCCL_GXB		T6	AA4												
		VCCL_GXB		V5	U5												
		VCCL_GXB		Y5	Y5												
		VCCH_GXB		L6	J5	I3											
		VCCH_GXB		N5	M5	P3											
		VCCH_GXB		U6	R5												
		VCCH_GXB		W7	V5												
		RREFU		A1	A1	A1											
		VCCA_GXB		AD3	AC3	W3											
		VCCA_GXB		M7	K5	L3											
		VCCA_GXB		R6	N6	R3											
		VCCA_GXB		V7	T5												
		VCCA_GXB		Y6	W5												

Notes:

(1) For DQS pins that do not have the associated DQ pins, the particular DQS is not supported.

(2) For implementation of transceiver applications that run at ≥2.97Gbps data rate, you must refer to the

[Cyclone IV Device Family Pin Connection Guidelines](#).



Pin Information for the Cyclone® IV GX EP4CGX150 Device

Version 1.1

Note (1)

Pin Name	Pin Type (1st, 2nd, & 3rd Function)	Pin Description
Clock and PLL Pins		
CLKIO[5, 7, 9, 11, 12, 14], DIFFCLK_[2..7]p	Clock, Input	Dedicated global clock input pins that can also be used for the positive terminal inputs for differential global clock input or user input pins.
CLKIO[4, 6, 8, 10, 13, 15], DIFFCLK_[2..7]n	Clock, Input	Dedicated global clock input pins that can also be used for the negative terminal inputs for differential global clock input or user input pins.
DIFFCLK_[0, 1, 8, 9]p, CLKIO[17, 19, 20, 22]	Clock, Input	Optional positive terminal inputs for differential global clock input or single-ended clock input.
DIFFCLK_[0, 1, 8, 9]n	Clock, Input	Optional negative terminal inputs for differential global clock input.
PLL[1..8]_CLKOUTp	I/O, Output	Optional positive terminal for external clock outputs from PLL [1..8]. These pins can be assigned to single-ended or differential I/O standards if it is being fed by a PLL output.
PLL[1..8]_CLKOUTn	I/O, Output	Optional negative terminal for external clock outputs from PLL [1..8]. These pins can be assigned to single-ended or differential I/O standards if it is being fed by a PLL output.
Configuration/JTAG Pins		
MSEL[0..3]	Input	Configuration input pins that set the Cyclone IV GX device configuration scheme. The smaller devices like EP4CGX15, EP4CGX22, and EP4CGX30 do not have the MSEL3 pin.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration.
CONF_DONE	Bidirectional (open-drain)	This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin.
NCEO	I/O, Output	Output that drives low when device configuration is complete. This pin can be used as a regular I/O if not used for device configuration.
nSTATUS	Bidirectional (open-drain)	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization. It is not available as an user I/O pin.
TCK	Input	Dedicated JTAG test clock input pin.
TMS	Input	Dedicated JTAG test mode select input pin.
TDI	Input	Dedicated JTAG test data input pin.
TDO	Output	Dedicated JTAG test data output pin.
NCSO	I/O, Output	Dedicated output control signal from the FPGA to the serial configuration device in AS mode that enables the configuration device.
ASDO, DATA1	Input (PS, FPP) Output (AS)	This pin functions as DATA1 in PS and FPP modes, and as ASDO in AS mode. DATA1: Data input in non-AS mode. Byte-wide configuration data is presented to the target device on DATA[0..7]. In PS configuration scheme, DATA1 functions as user I/O pin during configuration, which means it is tri-stated. After FPP configuration, DATA1 is available as a user I/O pin and the state of this pin depends on the Dual-Purpose Pin settings. ASDO: Control signal from the FPGA to the serial configuration device in AS mode used to read out configuration data.
DATA0	I/O, Input	Dual-purpose configuration data input pin. The DATA0 pin can be used for bit-wide configuration or as an I/O pin after configuration is complete.



Pin Information for the Cyclone® IV GX EP4CGX150 Device

Version 1.1

Note (1)

Pin Name	Pin Type (1st, 2nd, & 3rd Function)	Pin Description
DATA[2..7]	Input (FPP)	Data inputs. Byte-wide configuration data is presented to the target device on DATA [0..7]. In AS or PS configuration scheme, they function as user I/O pins during configuration, which means they are tri-stated. After FPP configuration, DATA [2..7] are available as user I/O pins and the state of these pins depends on the Dual-Purpose Pin settings.
DCLK	Input (PS) Output (AS)	Dedicated configuration clock pin. In PS configuration, DCLK is used to clock configuration data from an external source into the FPGA. In AS mode, DCLK is an output from the FPGA that provides timing for the configuration interface.
CRC_ERROR	I/O, Output	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled. This pin can be used as regular I/O if not used for CRC error detection.
DEV_CLRn	I/O (when option off), Input (when option on)	Optional pin that allows designers to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed. This pin is enabled by turning on the Enable device-wide reset (DEV_CLRn) option in the Quartus II software.
DEV_OE	I/O (when option off), Input (when option on)	Optional pin that allows designers to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design. This pin is enabled by turning on the Enable device-wide output enable (DEV_OE) option in the Quartus II software.
INIT_DONE	I/O, Output (open-drain)	This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration. This pin is enabled by turning on the Enable INIT_DONE output option in the Quartus II software.
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin. This pin is enabled by turning on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software.
Differential I/O Pins		
DIFFIO_[R,T,B]0..72][n,p]	I/O, TX/RX channel	Dual-purpose differential transmitter/receiver channels. These channels can be used for transmitting/receiving LVDS compatible signals. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
External Memory Interface Pins		
DQS[0..5][R,T,B]/CQ[0,1,3,5][R,T,B][#],DPCLK[0..17]	I/O, DQS/CQ, DPCLK	Dual-purpose DPCLK/DQS pins can connect to the global clock network for high-fanout control signals such as clocks, asynchronous clears, presets and clock enables. It can also be used as optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry, which allows fine tune of the phase shift for input clocks or strobes to properly align clock edges needed to capture data.
DQ[0..5][R,T,B]	I/O, DQ	Optional data signal for use in external memory interface.
DM[0..5][R,B,T]/BWS#[0..5][R,T,B]	I/O, DM/BWS#	The data mask pins are only required when writing to DDR SDRAM and DDR2 SDRAM devices. QDR II SRAM devices use the BWS signal to select the byte to be written into memory. A low signal on the DM/BWS# pin indicates that the write is valid. Driving the DM/BWS# pin high results in the memory masking the DQ signals.
Reference Pins		
RUP[2..4]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 4, 5, and 7. The external precision resistor RUP must be connected to the designated RUP pin within the same bank when used. If the RUP pin is not used, this pin can function as a regular I/O pin.
RDN[2..4]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 4, 5, and 7. The external precision resistor RDN must be connected to the designated RDN pin within the same bank when used. If the RDN pin is not used, this pin can function as a regular I/O pin.
NC	No Connect	Do not drive signals into these pins.
Supply Pins		
VCCINT	Power	These are internal logic array voltage supply pins.



Pin Information for the Cyclone® IV GX EP4CGX150 Device

Version 1.1


Note (1)

Pin Name	Pin Type (1st, 2nd, & 3rd Function)	Pin Description
VCCD_PLL	Power	Digital power for PLLs. The designer must power up these pins, even if the PLL is not used.
VCCA	Power	Analog power for PLLs. All VCCA pins must be powered and all VCCA pins must be powered up and powered down at the same time even if not all the PLLs are used. Designer is advised to keep VCCA isolated from other VCC for better jitter performance.
VCCIO[3..9]	Power	These are I/O supply voltage pins for banks 3 through 9. Each bank can support a different voltage level. VCCIO supplies power to the input and output buffers for all I/O standards.
VCC_CLKIN[3..8]A	Power	CLLKIN power in bank 3A and bank 8A.
VREFB[3..8]N[0..2]	I/O	Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for the bank. If voltage reference I/O standards are not used in the bank, the VREF pins are available as user I/O pins.
GND	Ground	Device ground pins. All GND pins should be connected to GND plane on the board.
Transceiver Pins		
VCCL_GXB	Power	Supplies power to the transceiver PMA TX, PMA RX, and clocking.
VCCH_GXB	Power	Supplies power to the transceiver PMA output (TX) buffer.
VCCA_GXB	Power	Supplies power to the transceiver PMA regulator.
GXB_RX[0..7]p	Input	High speed positive differential receiver channels.
GXB_RX[0..7]n	Input	High speed negative differential receiver channels.
GXB_TX[0..7]p	Output	High speed positive differential transmitter channels.
GXB_TX[0..7]n	Output	High speed negative differential transmitter channels.
REFCLK[0..5]p (2)	Input	High speed differential reference clock positive.
REFCLK[0..5]n (2)	Input	High speed differential reference clock complement.
RREF0	Input	Reference resistor for transceiver.

Notes:

- (1) The pin definitions are prepared based on the device with the largest density, EP4CGX150. For the availability of pins in each density, refer to the pin list.
- (2) For implementation of transceiver applications that run at $\geq 2.97\text{Gbps}$ data rate, you must refer to the

[Cyclone IV Device Family Pin Connection Guidelines](#).



Notes:

- Notes:**
1. This is a top view of the silicon die.
2. This is only a pictorial representation to provide an idea of placement on the device. For exact locations, refer to the pin list and the Quartus® II software.



Pin Information for the Cyclone® IV GX EP4CGX150 Device
Version 1.1

Version Number	Date	Changes Made
1.0	6/23/2010	Initial release.
1.1	11/8/2010	Added new note in Pin List and Pin Definitions.