



Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
B8	VREFB8N2	IO		CLKUSR	A4	D4	G11									
B8B	VREFB8N2	REFCLK4n	DIFFCLK_8n		K11	K10										
B8B	VREFB8N2	REFCLK4p	DIFFCLK_8p,CLKIO17		L11	L10										
B8B	VREFB8N2	REFCLK5n	DIFFCLK_9n		L10	K9										
B8B	VREFB8N2	REFCLK5p	DIFFCLK_9p,CLKIO19		M10	L9										
B9	VREFB8N2	IO		DATA0	A3	D6	K4									
B9	VREFB8N2	IO		DATA1,ASDO	G9	E6	D1									
B9	VREFB8N2	IO		NCS0	B4	D5	B4									
B9	VREFB8N2	DCLK		DCLK	B3	F6	D3									
B9	VREFB8N2	nCONFIG		nCONFIG	B1	E5	H4									
B9	VREFB8N2	nCE		nCE	C1	H7	D2									
B9	VREFB8N2	TDI		TDI	E2	G6	F5									
B9	VREFB8N2	TCK		TCK	F2	G8	E4									
B9	VREFB8N2	TMS		TMS	E1	F5	G5									
B9	VREFB8N2	TDO		TDO	F1	H8	E3									
GND					J7	J7	F3									
GND					L7	K6	M3									
GND					R7	N6	T4									
GND					T7	P6	U3									
GND					AA8	U6	V19									
GND					Y9	V7	E19									
GND					AC24	W20	H5									
GND					J24	G20	AA11									
GND					AA11	M7	AA14									
GND					AA19	AB10	AA17									
GND					AB10	AB13	AA5									
GND					AC11	AB16	AA8									
GND					AC14	AB19	B11									
GND					AC17	AB22	B14									
GND					AC20	AB25	B17									
GND					AC23	AE12	B2									
GND					AC26	AE16	B5									
GND					AC29	AE20	B8									
GND					AC6	AE24	C21									
GND					AF11	AE4	D18									
GND					AF14	AE8	E7									
GND					AF17	B12	F11									
GND					AF20	B16	F13									
GND					AF23	B20	F15									
GND					AF26	B24	F21									
GND					AF29	B3	F9									
GND					AF5	B8	H11									
GND					AF8	F10	H18									
GND					AG2	F12	J6									
GND					AJ11	F17	J8									
GND					AJ14	F19	K11									
GND					AJ17	F22	K15									
GND					AJ2	F25	K21									
GND					AJ20	F7	K5									
GND					AJ23	G13	K7									
GND					AJ26	H19	K9									
GND					AJ29	J22	L10									
GND					AJ5	J8	L12									
GND					AJ8	K11	L18									
GND					B11	K15	L6									
GND					B14	K17	L8									
GND					B17	K25	M5									
GND					B2	L12	M9									
GND					B20	L16	N10									
GND					B23	L18	N4									
GND					B26	L8	N6									
GND					B29	M11	P11									
GND					B5	M13	P16									
GND					B8	M15	P18									
GND					D2	M17	P21									
GND					E11	M21	P9									
GND					E14	M9	R12									
GND					E17	N10	R6									
GND					E20	N12	U10									
GND					E23	N14	U17									
GND					E26	N16	U21									
GND					E29	N18	V11									
GND					E5	N8	V14									
GND					E8	P11	V5									
GND					F3	P13	V8									
GND					H11	P15	Y21									
GND					H14	P17	R10									
GND					H17	P22	R15									
GND					H20	P25	N13									
GND					H23	P9	M14									
GND					H26	R10	N15									
GND					H29	R12	M16									
GND					H8	R14	L16									
GND					J8	R16	K17									
GND					K12	R18	J16									
GND					K14	T11	K13									
GND					K20	T13	H15									
GND					K7	T17	J12									
GND					L13	T7	AA1									
GND					L17	U21	AA2									
GND					L19	U8	AB2									
GND					L21	V25	E1									
GND					L23	Y16	E2									
GND					L26	Y18	G1									
GND					L29	Y8	G2									
GND					L9	R8	J1									
GND					M12	AB1	J2									
GND					M14	AB2	L1									
GND					M16	AC2	L2									
GND					M18	AD1	N1									
GND					M20	E3	N2									



Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
		GND			N11	E4	R1									
		GND			N13	F1	R2									
		GND			N15	F2	U1									
		GND			N17	G3	U2									
		GND			N19	G4	W1									
		GND			N9	H1	W2									
		GND			P10	H2										
		GND			P12	J3										
		GND			P14	J4										
		GND			P16	K1										
		GND			P18	K2										
		GND			P20	L3										
		GND			P23	L4										
		GND			P26	M1										
		GND			P29	M2										
		GND			P8	N3										
		GND			R11	N4										
		GND			R13	P1										
		GND			R15	P2										
		GND			R17	R3										
		GND			R19	R4										
		GND			R21	T1										
		GND			R9	T2										
		GND			T10	U3										
		GND			T12	U4										
		GND			T14	V1										
		GND			T16	V2										
		GND			T18	W3										
		GND			T20	W4										
		GND			T22	Y1										
		GND			U11	Y2										
		GND			U13											
		GND			U15											
		GND			U17											
		GND			U19											
		GND			U23											
		GND			U26											
		GND			U29											
		GND			U9											
		GND			V10											
		GND			V14											
		GND			V16											
		GND			V18											
		GND			V20											
		GND			V24											
		GND			V8											
		GND			W13											
		GND			W17											
		GND			W19											
		GND			W21											
		GND			W9											
		GND			Y10											
		GND			Y14											
		GND			Y16											
		GND			Y23											
		GND			Y26											
		GND			Y29											
		GND			AA3											
		GND			AA4											
		GND			AA5											
		GND			AB1											
		GND			AB2											
		GND			AB5											
		GND			AB6											
		GND			AC3											
		GND			AC4											
		GND			AC5											
		GND			AD1											
		GND			AD2											
		GND			AD5											
		GND			AE2											
		GND			AF1											
		GND			AF2											
		GND			G1											
		GND			G2											
		GND			G3											
		GND			G4											
		GND			G5											
		GND			H1											
		GND			H2											
		GND			H5											
		GND			H6											
		GND			J3											
		GND			J4											
		GND			J5											
		GND			K1											
		GND			K2											
		GND			L3											
		GND			L4											
		GND			L5											
		GND			M1											
		GND			M2											
		GND			M6											
		GND			N3											
		GND			N4											
		GND			N6											
		GND			P1											
		GND			P2											
		GND			P5											
		GND			R3											
		GND			R4											



Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
		GND			R5											
		GND			T1											
		GND			T2											
		GND			T5											
		GND			U3											
		GND			U4											
		GND			U5											
		GND			V1											
		GND			V2											
		GND			V6											
		GND			W3											
		GND			W4											
		GND			W5											
		GND			W6											
		GND			Y1											
		GND			Y2											
		GND			K8											
		GND			AB7											
		VCC_CLKIN3A			W16	U14	N12									
		VCC_CLKIN3B			Y12	V9	P7									
		VCC_CLKIN8A			K16	K14	H10									
		VCC_CLKIN8B			K10	J9										
		VCCD_PLL			K6	J6	G3									
		VCCD_PLL			M8	L6	M4									
		VCCD_PLL			P7	M6	R4									
		VCCD_PLL			U7	R6	U4									
		VCCD_PLL			Y7	T6	V18									
		VCCD_PLL			Y8	V6	E18									
		VCCD_PLL			AB23	Y20										
		VCCD_PLL			J23	G21										
		VCCINT			AA10	L7	J5									
		VCCINT			AA14	J10	F7									
		VCCINT			K13	K16	G13									
		VCCINT			L12	K18	G9									
		VCCINT			L14	K8	H6									
		VCCINT			L16	L11	J11									
		VCCINT			L18	L13	J17									
		VCCINT			L20	L17	J7									
		VCCINT			M11	M10	J9									
		VCCINT			M13	M12	K16									
		VCCINT			M15	M14	K6									
		VCCINT			M17	M16	K8									
		VCCINT			M19	M18	L11									
		VCCINT			N9	N8	L17									
		VCCINT			N10	N11	L5									
		VCCINT			N12	N13	L7									
		VCCINT			N14	N15	L9									
		VCCINT			N16	N17	M10									
		VCCINT			N18	N9	M12									
		VCCINT			N20	P10	M6									
		VCCINT			N8	P12	N16									
		VCCINT			P11	P14	N5									
		VCCINT			P13	P16	N9									
		VCCINT			P15	P18	P12									
		VCCINT			P17	P8	P17									
		VCCINT			P19	R11	P6									
		VCCINT			P9	R13	P8									
		VCCINT			R10	R15	R7									
		VCCINT			R12	R17	T10									
		VCCINT			R14	R7	T12									
		VCCINT			R16	R9	U16									
		VCCINT			R18	T12	P10									
		VCCINT			R20	T16	T15									
		VCCINT			T11	T18	N14									
		VCCINT			T13	U11	M15									
		VCCINT			T15	U13	P15									
		VCCINT			T17	U15	K14									
		VCCINT			T19	U17	H16									
		VCCINT			T9	V10	K12									
		VCCINT			U10	V8										
		VCCINT			U12	T8										
		VCCINT			U14											
		VCCINT			U16											
		VCCINT			U18											
		VCCINT			U20											
		VCCINT			U8											
		VCCINT			V13											
		VCCINT			V17											
		VCCINT			V19											
		VCCINT			V9											
		VCCINT			W10											
		VCCINT			W14											
		VCCINT			W18											
		VCCINT			W20											
		VCCINT			W8											
		VCCINT			Y11											
		VCCINT			Y13											
		VCCINT			Y15											
		VCCINT			K9											
		VCCINT			AB8											
		VCCIO3			AB12	AA10	U11									
		VCCIO3			AB15	AA11	U8									
		VCCIO3			AC10	AA12	U9									
		VCCIO3			AC12	AA13	V10									
		VCCIO3			AC13	AA14	V12									
		VCCIO3			AC15	W8										
		VCCIO3			AC9											
		VCCIO3			AD11											
		VCCIO3			AD12											
		VCCIO3			AD13											
		VCCIO3			AD14											



Bank Number	VREFB Group	Pin Name / Function (2)	Optional Function(s) (2)	Configuration Function	F896	F672	F484	DQS for X8/X9 in F896	DQS for X16/X18 in F896	DQS for X32/X36 in F896	DQS for X8/X9 in F672	DQS for X16/X18 in F672	DQS for X32/X36 in F672	DQS for X8/X9 in F484	DQS for X16/X18 in F484	DQS for X32/X36 in F484
		VCCIO3			AD15											
		VCCIO4			AB18	AA16	U13									
		VCCIO4			AB19	AA18	V15									
		VCCIO4			AB20	AA19	V16									
		VCCIO4			AC18	AB17	V17									
		VCCIO4			AC19	Y15										
		VCCIO4			AC21	Y19										
		VCCIO4			AC22											
		VCCIO4			AD17											
		VCCIO4			AD18											
		VCCIO4			AD19											
		VCCIO4			AD20											
		VCCIO4			AD21											
		VCCIO5			AA23	P21	N18									
		VCCIO5			AA24	R21	P19									
		VCCIO5			U22	T20	R18									
		VCCIO5			U24	U20										
		VCCIO5			V23	V20										
		VCCIO5			W22											
		VCCIO5			W23											
		VCCIO5			W24											
		VCCIO5			Y24											
		VCCIO6			L22	H21	H19									
		VCCIO6			L24	J21	J18									
		VCCIO6			M23	L20	K18									
		VCCIO6			M24	M20										
		VCCIO6			N22	N21										
		VCCIO6			N23											
		VCCIO6			P22											
		VCCIO6			P24											
		VCCIO6			R22											
		VCCIO6			R23											
		VCCIO7			G19	F16	E13									
		VCCIO7			H18	F18	E14									
		VCCIO7			H19	F20	E15									
		VCCIO7			H21	G16	E16									
		VCCIO7			H22	G18	F14									
		VCCIO7			J17	G19										
		VCCIO7			J18											
		VCCIO7			J19											
		VCCIO7			J20											
		VCCIO7			J21											
		VCCIO7			J22											
		VCCIO8			H10	E10	E10									
		VCCIO8			H12	F11	E11									
		VCCIO8			H13	F13	E12									
		VCCIO8			H15	F14	E9									
		VCCIO8			H16	F9	F10									
		VCCIO8			J10	G12										
		VCCIO8			J11											
		VCCIO8			J12											
		VCCIO8			J13											
		VCCIO8			J14											
		VCCIO8			J15											
		VCCIO8			J16											
		VCCIO9			H7	G7	G4									
		VCCA			J6	H6	F4									
		VCCA			L8	K7	L4									
		VCCA			R8	N7	T5									
		VCCA			T8	P7	V4									
		VCCA			AA7	U7	U19									
		VCCA			AA9	W6	F19									
		VCCA			AB24	W21										
		VCCA			K23	H20										
		NC			AG1	AB3	Y3									
		NC			AH1	AB4	AA3									
		NC			A2											
		NC			AK2											
		VCCL_GXB			AD4	AD2	V3									
		VCCL_GXB			K5	G5	K3									
		VCCL_GXB			M5	H5	L3									
		VCCL_GXB			N7	L5	N3									
		VCCL_GXB			P6	F5	T3									
		VCCL_GXB			AA6	AA3										
		VCCL_GXB			T6	AA4										
		VCCL_GXB			V5	U5										
		VCCL_GXB			Y5	Y5										
		VCCH_GXB			L6	J5	H3									
		VCCH_GXB			N5	M5	P3									
		VCCH_GXB			U6	R5										
		VCCH_GXB			W7	V5										
		RREF0			AE1	AC1	AB1									
		VCCA_GXB			AD3	AC3	W3									
		VCCA_GXB			N7	K5	L3									
		VCCA_GXB			R6	N5	R3									
		VCCA_GXB			V7	T5										
		VCCA_GXB			Y6	W5										

Notes:
(1) For DQS pins that do not have the associated DQ pins, the particular DQS is not supported.
(2) For implementation of transceiver applications that run at ≥2.97Gbps data rate, you must refer to the [Cyclone IV Device Family Pin Connection Guidelines](#).



Pin Name	Pin Type (1st, 2nd, & 3rd Function)	Pin Description
Clock and PLL Pins		
CLKIO[5, 7, 9, 11, 12,14], DIFFCLK_[2..7]p	Clock, Input	Dedicated global clock input pins that can also be used for the positive terminal inputs for differential global clock input or user input pins.
CLKIO[4, 6, 8, 10, 13, 15], DIFFCLK_[2..7]n	Clock, Input	Dedicated global clock input pins that can also be used for the negative terminal inputs for differential global clock input or user input pins.
DIFFCLK_[0, 1, 8, 9]p, CLKIO[17, 19, 20, 22]	Clock, Input	Optional positive terminal inputs for differential global clock input or single-ended clock input.
DIFFCLK_[0, 1, 8, 9]n	Clock, Input	Optional negative terminal inputs for differential global clock input.
PLL[1..8]_CLKOUTp	I/O, Output	Optional positive terminal for external clock outputs from PLL [1..8]. These pins can be assigned to single-ended or differential I/O standards if it is being fed by a PLL output.
PLL[1..8]_CLKOUTn	I/O, Output	Optional negative terminal for external clock outputs from PLL [1..8]. These pins can be assigned to single-ended or differential I/O standards if it is being fed by a PLL output.
Configuration/JTAG Pins		
MSEL[0..3]	Input	Configuration input pins that set the Cyclone IV GX device configuration scheme. The smaller devices like EP4CGX15, EP4CGX22, and EP4CGX30 do not have the MSEL3 pin.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration.
CONF_DONE	Bidirectional (open-drain)	This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin.
NCEO	I/O, Output	Output that drives low when device configuration is complete. This pin can be used as a regular I/O if not used for device configuration.
nSTATUS	Bidirectional (open-drain)	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization. It is not available as a user I/O pin.
TCK	Input	Dedicated JTAG test clock input pin.
TMS	Input	Dedicated JTAG test mode select input pin.
TDI	Input	Dedicated JTAG test data input pin.
TDO	Output	Dedicated JTAG test data output pin.
NCSCO	I/O, Output	Dedicated output control signal from the FPGA to the serial configuration device in AS mode that enables the configuration device.
ASDO, DATA1	Input (PS, FPP) Output (AS)	This pin functions as DATA1 in PS and FPP modes, and as ASDO in AS mode. DATA1: Data input in non-AS mode. Byte-wide configuration data is presented to the target device on DATA[0..7]. In PS configuration scheme, DATA1 functions as user I/O pin during configuration, which means it is tri-stated. After FPP configuration, DATA1 is available as a user I/O pin and the state of this pin depends on the Dual- Purpose Pin settings. ASDO: Control signal from the FPGA to the serial configuration device in AS mode used to read out configuration data.
DATA0	I/O, Input	Dual-purpose configuration data input pin. The DATA0 pin can be used for bit-wide configuration or as an I/O pin after configuration is complete.
DATA[2..7]	Input (FPP)	Data inputs. Byte-wide configuration data is presented to the target device on DATA [0..7]. In AS or PS configuration scheme, they function as user I/O pins during configuration, which means they are tri-stated. After FPP configuration, DATA [2..7] are available as user I/O pins and the state of these pins depends on the Dual-Purpose Pin settings.




Pin Name	Pin Type (1st, 2nd, & 3rd Function)	Pin Description
DCLK	Input (PS) Output (AS)	Dedicated configuration clock pin. In PS configuration, DCLK is used to clock configuration data from an external source into the FPGA. In AS mode, DCLK is an output from the FPGA that provides timing for the configuration interface.
CRC_ERROR	I/O, Output	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled. This pin can be used as regular I/O if not used for CRC error detection.
DEV_CLRn	I/O (when option off), Input (when option on)	Optional pin that allows designers to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed. This pin is enabled by turning on the Enable device-wide reset (DEV_CLRn) option in the Quartus II software.
DEV_OE	I/O (when option off), Input (when option on)	Optional pin that allows designers to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design. This pin is enabled by turning on the Enable device-wide output enable (DEV_OE) option in the Quartus II software.
INIT_DONE	I/O, Output (open-drain)	This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration. This pin is enabled by turning on the Enable INIT_DONE output option in the Quartus II software.
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin. This pin is enabled by turning on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software.
Differential I/O Pins		
DIFFIO_[R,T,B]0..72][n,p]	I/O, TX/RX channel	Dual-purpose differential transmitter/receiver channels. These channels can be used for transmitting/receiving LVDS compatible signals. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
External Memory Interface Pins		
DQS[0..5][R,T,B]/CQ[0,1,3,5][R,T,B][#],DPCLK[0..17]	I/O, DQS/CQ, DPCLK	Dual-purpose DPCLK/DQS pins can connect to the global clock network for high-fanout control signals such as clocks, asynchronous clears, presets and clock enables. It can also be used as optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry, which allows fine tune of the phase shift for input clocks or strobes to properly align clock edges needed to capture data.
DQ[0..5][R,T,B]	I/O, DQ	Optional data signal for use in external memory interface.
DM[0..5][R,B,T]/BWS#[0..5][R,T,B]	I/O, DM/BWS#	The data mask pins are only required when writing to DDR SDRAM and DDR2 SDRAM devices. QDR II SRAM devices use the BWS signal to select the byte to be written into memory. A low signal on the DM/BWS# pin indicates that the write is valid. Driving the DM/BWS# pin high results in the memory masking the DQ signals.
Reference Pins		
RUP[2..4]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 4, 5, and 7. The external precision resistor RUP must be connected to the designated RUP pin within the same bank when used. If the RUP pin is not used, this pin can function as a regular I/O pin.
RDN[2..4]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 4, 5, and 7. The external precision resistor RDN must be connected to the designated RDN pin within the same bank when used. If the RDN pin is not used, this pin can function as a regular I/O pin.
NC	No Connect	Do not drive signals into these pins.
Supply Pins		
VCCINT	Power	These are internal logic array voltage supply pins.
VCCD_PLL	Power	Digital power for PLLs. The designer must power up these pins, even if the PLL is not used.
VCCA	Power	Analog power for PLLs. All VCCA pins must be powered and all VCCA pins must be powered up and powered down at the same time even if not all the PLLs are used. Designer is advised to keep VCCA isolated from other VCC for better jitter performance.



Pin Name	Pin Type (1st, 2nd, & 3rd Function)	Pin Description
VCCIO[3..9]	Power	These are I/O supply voltage pins for banks 3 through 9. Each bank can support a different voltage level. VCCIO supplies power to the input and output buffers for all I/O standards.
VCC_CLKIN[3..8]A	Power	CLKIN power in bank 3A and bank 8A.
VREFB[3..8]N[0..2]	I/O	Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for the bank. If voltage reference I/O standards are not used in the bank, the VREF pins are available as user I/O pins.
GND	Ground	Device ground pins. All GND pins should be connected to GND plane on the board.
Transceiver Pins		
VCCL_GXB	Power	Supplies power to the transceiver PMA TX, PMA RX, and clocking.
VCCH_GXB	Power	Supplies power to the transceiver PMA output (TX) buffer.
VCCA_GXB	Power	Supplies power to the transceiver PMA regulator.
GXB_RX[0..7]p	Input	High speed positive differential receiver channels.
GXB_RX[0..7]n	Input	High speed negative differential receiver channels.
GXB_TX[0..7]p	Output	High speed positive differential transmitter channels.
GXB_TX[0..7]n	Output	High speed negative differential transmitter channels.
REFCLK[0..5]p (2)	Input	High speed differential reference clock positive.
REFCLK[0..5]n (2)	Input	High speed differential reference clock complement.
RREF0	Input	Reference resistor for transceiver.

Notes:

- (1) The pin definitions are prepared based on the device with the largest density, EP4CGX150. For the availability of pins in each density, refer to the pin list.
- (2) For implementation of transceiver applications that run at ≥ 2.97 Gbps data rate, you must refer to the [Cyclone IV Device Family Pin Connection Guidelines](#).



Notes:

1. This is a top view of the silicon die.
2. This is only a pictorial representation to provide an idea of placement on the device. For exact locations, refer to the pin list and the Quartus® II software.



Pin Information for the Cyclone® IV GX EP4CGX110 Device
Version 1.1
Note (1)

Version Number	Date	Changes Made
1.0	6/23/2010	Initial release.
1.1	11/8/2010	Added new note in Pin List and Pin Definitions.