## Pin Information for the Intel® Cyclone® 10 10CL025 Device

**Version 2019.03.29**

Notes (1), (2)

---

<table>
<thead>
<tr>
<th>Bank Number</th>
<th>VREF</th>
<th>Pin Name/Function</th>
<th>Optional Function(s)</th>
<th>Configuration Function</th>
<th>Emulated LVDS Output Channel</th>
<th>E144 (3)</th>
</tr>
</thead>
<tbody>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_L3n</td>
<td>6</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>VREFB1N0</td>
<td>7</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>FLASH_nCE,nCSO</td>
<td>8</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>nSTATUS</td>
<td></td>
<td></td>
<td>nSTATUS</td>
<td>9</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DPCLK0</td>
<td>10</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_L6n</td>
<td>11</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_L6n</td>
<td>12</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DATA0</td>
<td>13</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>nCONFIG</td>
<td></td>
<td></td>
<td>nCONFIG</td>
<td>14</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>TDI</td>
<td></td>
<td></td>
<td>TDI</td>
<td>15</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>TCK</td>
<td></td>
<td></td>
<td>TCK</td>
<td>16</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>TMS</td>
<td></td>
<td></td>
<td>TMS</td>
<td>18</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>TDO</td>
<td></td>
<td></td>
<td>TDO</td>
<td>20</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>nCE</td>
<td></td>
<td></td>
<td>nCE</td>
<td>21</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>CLK0</td>
<td>DIFFCLK_0p</td>
<td></td>
<td></td>
<td>22</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>CLK1</td>
<td>DIFFCLK_0n</td>
<td></td>
<td></td>
<td>23</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>CLK2</td>
<td>DIFFCLK_1p</td>
<td></td>
<td></td>
<td>24</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>CLK3</td>
<td>DIFFCLK_1n</td>
<td></td>
<td></td>
<td>25</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_L8p</td>
<td>26</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>VREFB2N0</td>
<td>27</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>RUP1</td>
<td>28</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>RDN1</td>
<td>29</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B2p</td>
<td>30</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>CDPCLK2</td>
<td>31</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>PLL1_CLKOUTp</td>
<td>32</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>PLL1_CLKOUTn</td>
<td>33</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>VREFB3N0</td>
<td>34</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B9n</td>
<td>35</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B10n</td>
<td>36</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B11p</td>
<td>37</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>CLK15</td>
<td>DIFFCLK_6p</td>
<td></td>
<td></td>
<td>38</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>CLK14</td>
<td>DIFFCLK_6n</td>
<td></td>
<td></td>
<td>39</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>CLK13</td>
<td>DIFFCLK_7p</td>
<td></td>
<td></td>
<td>40</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>CLK12</td>
<td>DIFFCLK_7n</td>
<td></td>
<td></td>
<td>41</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B16p</td>
<td>42</td>
</tr>
</tbody>
</table>

---

*PT-10CL025-2019.03.29*

*Copyright © 2019 Intel Corp*
<table>
<thead>
<tr>
<th>Bank Number</th>
<th>VREF</th>
<th>Pin Name/Function</th>
<th>Optional Function(s)</th>
<th>Configuration Function</th>
<th>Emulated LVDS Output Channel</th>
<th>E144</th>
</tr>
</thead>
<tbody>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B17p</td>
<td>59</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B17n</td>
<td>60</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>VREFB4N0</td>
<td>65</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>RUP2</td>
<td>66</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>RDN2</td>
<td>67</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>CDPCLK3</td>
<td>68</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B23n</td>
<td>69</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>PLL4_CLKOUTp</td>
<td>71</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>PLL4_CLKOUTn</td>
<td>72</td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>RUP3</td>
<td>76</td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>RDN3</td>
<td>77</td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>VREFB5N0</td>
<td>80</td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_R11p</td>
<td>83</td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DPCLK6</td>
<td>85</td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DEV_OE</td>
<td>86</td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DEV_CLRn</td>
<td>87</td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>CLK7</td>
<td></td>
<td></td>
<td>DIFFCLK_3n</td>
<td>88</td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>CLK6</td>
<td></td>
<td></td>
<td>DIFFCLK_3p</td>
<td>89</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>CLK5</td>
<td></td>
<td></td>
<td>DIFFCLK_2n</td>
<td>90</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>CLK4</td>
<td></td>
<td></td>
<td>DIFFCLK_2p</td>
<td>91</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>CONF_DONE</td>
<td></td>
<td></td>
<td>CONF_DONE</td>
<td>92</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>MSEL0</td>
<td></td>
<td></td>
<td>MSEL0</td>
<td>94</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>MSEL1</td>
<td></td>
<td></td>
<td>MSEL1</td>
<td>96</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>MSEL2</td>
<td></td>
<td></td>
<td>MSEL2</td>
<td>97</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>INITDONE</td>
<td>98</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>CRC_ERROR</td>
<td>99</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>nCEO</td>
<td>100</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>CLKUSR</td>
<td>101</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>VREFB6N0</td>
<td>103</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_R1n</td>
<td>105</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_R1p</td>
<td>106</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>PLL2_CLKOUTn</td>
<td>111</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>PLL2_CLKOUTp</td>
<td>112</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>RUP4</td>
<td>113</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>RUP4</td>
<td>114</td>
</tr>
<tr>
<td>Bank Number</td>
<td>VREF</td>
<td>Pin Name/Function</td>
<td>Optional Function(s)</td>
<td>Configuration Function</td>
<td>Emulated LVDS Output Channel</td>
<td>E144 (3)</td>
</tr>
<tr>
<td>-------------</td>
<td>---------</td>
<td>------------------</td>
<td>----------------------</td>
<td>------------------------</td>
<td>------------------------------</td>
<td>----------</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td>RDN4</td>
<td></td>
<td></td>
<td>115</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td>VREFB7N0</td>
<td></td>
<td></td>
<td>119</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T19n</td>
<td>120</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T17p</td>
<td>121</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T13p</td>
<td>125</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>CLK8</td>
<td>DIFFCLK_5n</td>
<td></td>
<td></td>
<td>126</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>CLK9</td>
<td>DIFFCLK_5p</td>
<td></td>
<td></td>
<td>127</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>CLK10</td>
<td>DIFFCLK_4n</td>
<td></td>
<td></td>
<td>128</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>CLK11</td>
<td>DIFFCLK_4p</td>
<td></td>
<td></td>
<td>129</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>DATA2</td>
<td></td>
<td>DIFFIO_T10n</td>
<td>132</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>DATA3</td>
<td></td>
<td>DIFFIO_T10p</td>
<td>133</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>DATA4</td>
<td></td>
<td>DIFFIO_T9p</td>
<td>135</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>VREFB8N0</td>
<td></td>
<td></td>
<td>136</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>DATA5</td>
<td></td>
<td>DIFFIO_T2p</td>
<td>141</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>CDPCLK7</td>
<td></td>
<td></td>
<td>142</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>PLL3_CLKOUTn</td>
<td></td>
<td></td>
<td>143</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>PLL3_CLKOUTp</td>
<td></td>
<td></td>
<td>144</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>19</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>27</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>41</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>48</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>57</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>63</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>82</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>95</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>118</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>123</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>131</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>140</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>79</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>30</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>64</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>104</td>
</tr>
<tr>
<td>Bank Number</td>
<td>VREF</td>
<td>Pin Name/Function</td>
<td>Optional Function(s)</td>
<td>Configuration Function</td>
<td>Emulated LVDS Output Channel</td>
<td>E144 (3)</td>
</tr>
<tr>
<td>-------------</td>
<td>------</td>
<td>--------------------</td>
<td>----------------------</td>
<td>-------------------------</td>
<td>-------------------------------</td>
<td>---------</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td>110</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GNDA1</td>
<td></td>
<td></td>
<td></td>
<td>36</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GNDA2</td>
<td></td>
<td></td>
<td></td>
<td>108</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GNDA3</td>
<td></td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GNDA4</td>
<td></td>
<td></td>
<td></td>
<td>74</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCD_PLL1</td>
<td></td>
<td></td>
<td></td>
<td>37</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCD_PLL2</td>
<td></td>
<td></td>
<td></td>
<td>109</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCD_PLL3</td>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCD_PLL4</td>
<td></td>
<td></td>
<td></td>
<td>73</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO1</td>
<td></td>
<td></td>
<td></td>
<td>17</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO2</td>
<td></td>
<td></td>
<td></td>
<td>26</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO3</td>
<td></td>
<td></td>
<td></td>
<td>40</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO4</td>
<td></td>
<td></td>
<td></td>
<td>47</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO5</td>
<td></td>
<td></td>
<td></td>
<td>56</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO6</td>
<td></td>
<td></td>
<td></td>
<td>62</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO7</td>
<td></td>
<td></td>
<td></td>
<td>81</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO8</td>
<td></td>
<td></td>
<td></td>
<td>93</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO9</td>
<td></td>
<td></td>
<td></td>
<td>117</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO10</td>
<td></td>
<td></td>
<td></td>
<td>122</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO11</td>
<td></td>
<td></td>
<td></td>
<td>130</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO12</td>
<td></td>
<td></td>
<td></td>
<td>139</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO13</td>
<td></td>
<td></td>
<td></td>
<td>35</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO14</td>
<td></td>
<td></td>
<td></td>
<td>107</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO15</td>
<td></td>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO16</td>
<td></td>
<td></td>
<td></td>
<td>75</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td></td>
<td>29</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td></td>
<td>34</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td></td>
<td>38</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td></td>
<td>45</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td></td>
<td>61</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td></td>
<td>70</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td></td>
<td>78</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td></td>
<td>84</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td></td>
<td>102</td>
</tr>
<tr>
<td>Bank Number</td>
<td>VREF</td>
<td>Pin Name/Function</td>
<td>Optional Function(s)</td>
<td>Configuration Function</td>
<td>Emulated LVDS Output Channel</td>
<td>E144 (3)</td>
</tr>
<tr>
<td>-------------</td>
<td>------</td>
<td>-------------------</td>
<td>----------------------</td>
<td>------------------------</td>
<td>-------------------------------</td>
<td>---------</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td></td>
<td>116</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td></td>
<td>124</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td></td>
<td>134</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td></td>
<td>138</td>
</tr>
</tbody>
</table>

Notes:
(1) If the p pin or n pin is not available for the package, the particular differential pair is not supported.
(2) For more information about pin definition and pin connection guidelines, refer to the [Cyclone 10 LP Device Family Pin Connection Guidelines](#).
(3) The E144 package has an exposed pad at the bottom of the package.
   This exposed pad is a ground pad that must be connected to the ground plane on your PCB.
   This exposed pad is used for electrical connectivity, and not for thermal purposes.
<table>
<thead>
<tr>
<th>Bank Number</th>
<th>VREF</th>
<th>Pin Name/Function</th>
<th>Optional Function(s)</th>
<th>Configuration Function</th>
<th>Emulated LVDS Output Channel</th>
<th>U256</th>
</tr>
</thead>
<tbody>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td>CDPCLK0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td>DATA1,ASDO</td>
<td></td>
<td>DIFFIO_L3n</td>
<td>C1</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td>VREFB1N0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td>FLASH_nCE,nCSO</td>
<td></td>
<td>DIFFIO_L4p</td>
<td>D2</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td>nSTATUS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td>DPCLK0</td>
<td></td>
<td>DIFFIO_L6p</td>
<td>G2</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td>DIFFIO_L6n</td>
<td></td>
<td></td>
<td>G1</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td>DCLK</td>
<td></td>
<td></td>
<td>H1</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>IO</td>
<td>DATA0</td>
<td></td>
<td></td>
<td>H2</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>nCONFIG</td>
<td>nCONFIG</td>
<td></td>
<td></td>
<td>H5</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>TDI</td>
<td>TDI</td>
<td></td>
<td></td>
<td>H4</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>TCK</td>
<td>TCK</td>
<td></td>
<td></td>
<td>H3</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>TMS</td>
<td>TMS</td>
<td></td>
<td></td>
<td>J5</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>TDO</td>
<td>TDO</td>
<td></td>
<td></td>
<td>J4</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>nCE</td>
<td>nCE</td>
<td></td>
<td></td>
<td>J3</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>CLK0</td>
<td>DIFFCLK_0p</td>
<td></td>
<td></td>
<td>E2</td>
</tr>
<tr>
<td>B1</td>
<td>VREFB1N0</td>
<td>CLK1</td>
<td>DIFFCLK_0n</td>
<td></td>
<td></td>
<td>E1</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>CLK2</td>
<td>DIFFCLK_1p</td>
<td></td>
<td></td>
<td>M2</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>CLK3</td>
<td>DIFFCLK_1n</td>
<td></td>
<td></td>
<td>M1</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td>DIFFIO_L7p</td>
<td></td>
<td></td>
<td>J2</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td>DIFFIO_L7n</td>
<td></td>
<td></td>
<td>J1</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td>DIFFIO_L10p</td>
<td></td>
<td></td>
<td>K2</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td>DIFFIO_L10n</td>
<td></td>
<td></td>
<td>K1</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td>DIFFIO_L11p</td>
<td></td>
<td></td>
<td>L2</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td>DIFFIO_L11n</td>
<td></td>
<td></td>
<td>L1</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td>VREFB2N0</td>
<td></td>
<td></td>
<td>L3</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td>DIFFIO_L13p</td>
<td></td>
<td></td>
<td>N2</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td>DIFFIO_L13n</td>
<td></td>
<td></td>
<td>N1</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td>RUP1</td>
<td></td>
<td></td>
<td>K5</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td>RDN1</td>
<td></td>
<td></td>
<td>L4</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td>CDPCLK1</td>
<td></td>
<td></td>
<td>R1</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td>DIFFIO_L15p</td>
<td></td>
<td></td>
<td>P2</td>
</tr>
<tr>
<td>B2</td>
<td>VREFB2N0</td>
<td>IO</td>
<td>DIFFIO_L15n</td>
<td></td>
<td></td>
<td>P1</td>
</tr>
<tr>
<td>Bank Number</td>
<td>VREF</td>
<td>Pin Name/Function</td>
<td>Optional Function(s)</td>
<td>Configuration Function</td>
<td>Emulated LVDS Output Channel</td>
<td>U256</td>
</tr>
<tr>
<td>-------------</td>
<td>-----------</td>
<td>-------------------</td>
<td>----------------------</td>
<td>------------------------</td>
<td>-----------------------------</td>
<td>------</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B1p</td>
<td>N3</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B1n</td>
<td>P3</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B2p</td>
<td>R3</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B2n</td>
<td>T3</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>CDPCLK2</td>
<td></td>
<td></td>
<td>T2</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>PLL1_CLKOUTp</td>
<td></td>
<td></td>
<td>R4</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>PLL1_CLKOUTn</td>
<td></td>
<td></td>
<td>T4</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>DIFFIO_B4p</td>
<td></td>
<td></td>
<td>N5</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>DIFFIO_B4n</td>
<td></td>
<td></td>
<td>N6</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td></td>
<td></td>
<td></td>
<td>M6</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>VREFB3N0</td>
<td></td>
<td></td>
<td>P6</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>DPCLK2</td>
<td></td>
<td></td>
<td>M7</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>DIFFIO_B5p</td>
<td></td>
<td></td>
<td>R5</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>DIFFIO_B6n</td>
<td></td>
<td></td>
<td>T5</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>DIFFIO_B7p</td>
<td></td>
<td></td>
<td>R6</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>DIFFIO_B7n</td>
<td></td>
<td></td>
<td>T6</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td></td>
<td></td>
<td></td>
<td>L7</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>DPCLK3</td>
<td></td>
<td></td>
<td>T7</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>DIFFIO_B8n</td>
<td></td>
<td></td>
<td>L8</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>DIFFIO_B9n</td>
<td></td>
<td></td>
<td>M8</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>DIFFIO_B10n</td>
<td></td>
<td></td>
<td>N8</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>IO</td>
<td>DIFFIO_B11p</td>
<td></td>
<td></td>
<td>P8</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>CLK15</td>
<td></td>
<td></td>
<td>DIFFCLK_6p</td>
<td>R8</td>
</tr>
<tr>
<td>B3</td>
<td>VREFB3N0</td>
<td>CLK14</td>
<td></td>
<td></td>
<td>DIFFCLK_6n</td>
<td>T8</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>CLK13</td>
<td></td>
<td></td>
<td>DIFFCLK_7p</td>
<td>R9</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>CLK12</td>
<td></td>
<td></td>
<td>DIFFCLK_7n</td>
<td>T9</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B14n</td>
<td>N9</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B16p</td>
<td>R10</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td>DPCLK4</td>
<td></td>
<td></td>
<td>T10</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B17p</td>
<td>R11</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B17n</td>
<td>T11</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B18p</td>
<td>R12</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_B18n</td>
<td>T12</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DPCLK5</td>
<td>P9</td>
</tr>
<tr>
<td>Bank Number</td>
<td>VREF</td>
<td>Pin Name/Function</td>
<td>Optional Function(s)</td>
<td>Configuration Function</td>
<td>Emulated LVDS Output Channel</td>
<td>U256</td>
</tr>
<tr>
<td>-------------</td>
<td>------</td>
<td>-------------------</td>
<td>----------------------</td>
<td>-------------------------</td>
<td>-------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td>VREFB4N0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td>RUP2</td>
<td></td>
<td>DIFFIO_B20p</td>
<td></td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td>RDN2</td>
<td></td>
<td>DIFFIO_B20n</td>
<td></td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td>CDPCLK3</td>
<td></td>
<td>DIFFIO_B23n</td>
<td></td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td>PLL4_CLKOUTp</td>
<td></td>
<td>DIFFIO_B23n</td>
<td></td>
</tr>
<tr>
<td>B4</td>
<td>VREFB4N0</td>
<td>IO</td>
<td>PLL4_CLKOUTn</td>
<td></td>
<td>DIFFIO_B23n</td>
<td></td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td>RUP3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td>RDN3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td>CDPCLK4</td>
<td></td>
<td>DIFFIO_R15n</td>
<td></td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td>CDPCLK3</td>
<td></td>
<td>DIFFIO_R15n</td>
<td></td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td>VP_B7</td>
<td></td>
<td>DIFFIO_R15n</td>
<td></td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td>DIFFIO_R8n</td>
<td></td>
<td>DIFFIO_R15n</td>
<td></td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td>DIFFIO_R7n</td>
<td></td>
<td>DIFFIO_R15n</td>
<td></td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td>DIFFIO_R6n</td>
<td></td>
<td>DIFFIO_R15n</td>
<td></td>
</tr>
<tr>
<td>B5</td>
<td>VREFB5N0</td>
<td>IO</td>
<td>DIFFIO_R5n</td>
<td></td>
<td>DIFFIO_R15n</td>
<td></td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>CONF_DONE</td>
<td>CONF_DONE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>MSEL0</td>
<td>MSEL0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>MSEL1</td>
<td>MSEL1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>MSEL2</td>
<td>MSEL2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td>INIT_DONE</td>
<td></td>
<td>DIFFIO_R5n</td>
<td></td>
</tr>
<tr>
<td>Bank Number</td>
<td>VREF</td>
<td>Pin Name/Function</td>
<td>Optional Function(s)</td>
<td>Configuration Function</td>
<td>Emulated LVDS Output Channel</td>
<td>U256</td>
</tr>
<tr>
<td>-------------</td>
<td>-------------</td>
<td>------------------</td>
<td>----------------------</td>
<td>-------------------------</td>
<td>------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td>CRC_ERROR</td>
<td>DIFFIO_R5p</td>
<td>G15</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td></td>
<td></td>
<td>F13</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td>nCEO</td>
<td>DIFFIO_R4n</td>
<td>F16</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td>CLKUSR</td>
<td>DIFFIO_R4p</td>
<td>F15</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td>DPCLK7</td>
<td></td>
<td>B16</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td>VREFB6N0</td>
<td></td>
<td>F14</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td></td>
<td></td>
<td>D16</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td></td>
<td></td>
<td>D15</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td>CDPCLK5</td>
<td>DIFFIO_R1n</td>
<td>C16</td>
</tr>
<tr>
<td>B6</td>
<td>VREFB6N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_R1p</td>
<td>C15</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T24n</td>
<td>C14</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T24p</td>
<td>D14</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T23n</td>
<td>D11</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td>CDPCLK6</td>
<td>DIFFIO_T23p</td>
<td>D12</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T22n</td>
<td>A13</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T22p</td>
<td>B13</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td>PLL2_CLKOUTn</td>
<td></td>
<td>A14</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td>PLL2_CLKOUTp</td>
<td></td>
<td>B14</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td>RUP4</td>
<td></td>
<td>E11</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td>RDN4</td>
<td></td>
<td>E10</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T21n</td>
<td>A12</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T21p</td>
<td>B12</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T20n</td>
<td>A11</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T20p</td>
<td>B11</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td>VREFB7N0</td>
<td></td>
<td>CT1</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T19n</td>
<td>A15</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td>DPCLK8</td>
<td>DIFFIO_T17p</td>
<td>F9</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T16n</td>
<td>A10</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T16p</td>
<td>B10</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T15n</td>
<td>C9</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td>DPCLK9</td>
<td>DIFFIO_T15p</td>
<td>D9</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T13p</td>
<td>E9</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>CLK8</td>
<td></td>
<td>DIFFCLK_5n</td>
<td></td>
<td>A9</td>
</tr>
<tr>
<td>B7</td>
<td>VREFB7N0</td>
<td>CLK9</td>
<td></td>
<td>DIFFCLK_5p</td>
<td></td>
<td>B9</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>CLK10</td>
<td></td>
<td>DIFFCLK_4n</td>
<td></td>
<td>A8</td>
</tr>
<tr>
<td>Bank Number</td>
<td>VREF</td>
<td>Pin Name/Function</td>
<td>Optional Function(s)</td>
<td>Configuration Function</td>
<td>Emulated LVDS Output Channel</td>
<td>U256</td>
</tr>
<tr>
<td>-------------</td>
<td>--------</td>
<td>-----------------------</td>
<td>----------------------</td>
<td>-------------------------</td>
<td>------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>CLK11</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>DPCLK10</td>
<td></td>
<td></td>
<td>C8</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td></td>
<td></td>
<td></td>
<td>D8</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>DATA2</td>
<td></td>
<td>DIFFIO_T10n</td>
<td>E8</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>DATA3</td>
<td></td>
<td>DIFFIO_T10p</td>
<td>F8</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T9n</td>
<td>A7</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>DATA4</td>
<td></td>
<td>DIFFIO_T9p</td>
<td>B7</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>VREFB8N0</td>
<td></td>
<td></td>
<td>C6</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>DPCLK11</td>
<td></td>
<td>DIFFIO_T7n</td>
<td>A6</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T7p</td>
<td>B6</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>DATA5</td>
<td></td>
<td>DIFFIO_T5n</td>
<td>E7</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>DATA6</td>
<td></td>
<td>DIFFIO_T6p</td>
<td>E6</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>DATA7</td>
<td></td>
<td>DIFFIO_T5p</td>
<td>B5</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T4n</td>
<td>D6</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T3n</td>
<td>A4</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T3p</td>
<td>B4</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T2n</td>
<td>A2</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td></td>
<td></td>
<td>DIFFIO_T2p</td>
<td>A3</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>CDCLK7</td>
<td></td>
<td></td>
<td>B3</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>PLL3_CLKOUTn</td>
<td></td>
<td></td>
<td>C3</td>
</tr>
<tr>
<td>B8</td>
<td>VREFB8N0</td>
<td>IO</td>
<td>PLL3_CLKOUTp</td>
<td></td>
<td></td>
<td>D3</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>H7</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>H8</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>H9</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>H10</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>J7</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>J8</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>J9</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>J10</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>F6</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>F10</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>J11</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>K8</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>K6</td>
</tr>
<tr>
<td>Bank Number</td>
<td>VREF</td>
<td>Pin Name/Function</td>
<td>Optional Function(s)</td>
<td>Configuration Function</td>
<td>Emulated LVDS Output Channel</td>
<td>U256</td>
</tr>
<tr>
<td>-------------</td>
<td>------</td>
<td>------------------</td>
<td>----------------------</td>
<td>------------------------</td>
<td>----------------------------</td>
<td>------</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>L9</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>L10</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>L11</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>K12</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>G11</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>B2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>B15</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>C5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>C12</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>D7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>D10</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>E4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>E13</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>G4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>G13</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>K4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>K13</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>M4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>M13</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>N7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>N10</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>P5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>P12</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>R2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>R15</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>H16</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>H15</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>D5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>F1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>F2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>G5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GNDA1</td>
<td>G5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GNDA2</td>
<td>M5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GNDA3</td>
<td>E12</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GNDA4</td>
<td>E5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bank Number</td>
<td>VREF</td>
<td>Pin Name/Function</td>
<td>Optional Function(s)</td>
<td>Configuration Function</td>
<td>Emulated LVDS Output Channel</td>
<td></td>
</tr>
<tr>
<td>-------------</td>
<td>------</td>
<td>------------------</td>
<td>----------------------</td>
<td>------------------------</td>
<td>-----------------------------</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCD_PLL1</td>
<td></td>
<td></td>
<td>N4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCD_PLL2</td>
<td></td>
<td></td>
<td>D13</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCD_PLL3</td>
<td></td>
<td></td>
<td>D4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCD_PLL4</td>
<td></td>
<td></td>
<td>N13</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO1</td>
<td></td>
<td></td>
<td>E3</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO1</td>
<td></td>
<td></td>
<td>G3</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO2</td>
<td></td>
<td></td>
<td>K3</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO2</td>
<td></td>
<td></td>
<td>M3</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO3</td>
<td></td>
<td></td>
<td>P4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO3</td>
<td></td>
<td></td>
<td>P7</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO3</td>
<td></td>
<td></td>
<td>T1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO4</td>
<td></td>
<td></td>
<td>P10</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO4</td>
<td></td>
<td></td>
<td>P13</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO4</td>
<td></td>
<td></td>
<td>T16</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO5</td>
<td></td>
<td></td>
<td>K14</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO5</td>
<td></td>
<td></td>
<td>M14</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO6</td>
<td></td>
<td></td>
<td>E14</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO6</td>
<td></td>
<td></td>
<td>G14</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO7</td>
<td></td>
<td></td>
<td>A16</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO7</td>
<td></td>
<td></td>
<td>C10</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO7</td>
<td></td>
<td></td>
<td>C13</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO8</td>
<td></td>
<td></td>
<td>A1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO8</td>
<td></td>
<td></td>
<td>C4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCIO8</td>
<td></td>
<td></td>
<td>C7</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCA1</td>
<td></td>
<td></td>
<td>L5</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCA2</td>
<td></td>
<td></td>
<td>F12</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCA2</td>
<td></td>
<td></td>
<td>F5</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCA3</td>
<td></td>
<td></td>
<td>L12</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCA4</td>
<td></td>
<td></td>
<td>F7</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCA4</td>
<td></td>
<td></td>
<td>F11</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>G6</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>G7</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>G8</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>G9</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>G10</td>
<td></td>
</tr>
</tbody>
</table>

Notes: (1), (2)
<table>
<thead>
<tr>
<th>Bank Number</th>
<th>VREF</th>
<th>Pin Name/Function</th>
<th>Optional Function(s)</th>
<th>Configuration Function</th>
<th>Emulated LVDS Output Channel</th>
<th>U256</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>H6</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>H11</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>J6</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>K7</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>K11</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>L6</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>K9</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>K10</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>M9</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>M11</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VCCINT</td>
<td></td>
<td></td>
<td>J12</td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**

(1) If the p pin or n pin is not available for the package, the particular differential pair is not supported.

(2) For more information about pin definition and pin connection guidelines, refer to the [Cyclone 10 LP Device Family Pin Connection Guidelines](#).
<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>February 2017</td>
<td>2017.02.13</td>
<td>Initial release.</td>
</tr>
<tr>
<td>March 2017</td>
<td>2017.03.16</td>
<td>Removed Pin List U484.</td>
</tr>
<tr>
<td>May 2017</td>
<td>2017.05.19</td>
<td>Updated description for the Configuration pins.</td>
</tr>
<tr>
<td>March 2019</td>
<td>2019.03.29</td>
<td>Added DPCLK and CDPCLK support in optional pin function column.</td>
</tr>
</tbody>
</table>