



Bank Number	IO Module (Note 1)	WREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F780	F572	U358	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16X18 for F780 (Note 3)	DQS for X32X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16X18 for F572 (Note 3)	DQS for X4 for U358	DQS for X8/X9 for U358 (Note 3)	DQS for X16X18 for U358 (Note 3)
Q1			GXB TX7n					K26	B22											
Q1			GXB TX7p					K25	B21											
Q1			GXB RX7n					L28	C24											
Q1			GXB RX7p					L27	C23											
Q1			GXB TX6n					M26	D22											
Q1			GXB TX6p					M25	D21											
Q1			GXB RX6n					N28	E24											
Q1			GXB RX6p					N27	E23											
Q1			REFCLK5p					P28	F22											
Q1			REFCLK5n					P25	F21											
Q1			REFCLK1n					R28	G24											
Q1			REFCLK1p					R27	G23											
Q1			GXB TX5n					T28	H22											
Q1			GXB TX5p					T25	H21											
Q1			GXB RX5n					U28	J24											
Q1			GXB RX5p					U27	J23											
Q1			GXB TX4n					V28	K22											
Q1			GXB TX4p					V25	K21											
Q1			GXB RX4n					W28	L24											
Q1			GXB RX4p					W27	L23											
Q1			GXB TX3n					Y28	M22	B20										
Q1			GXB TX3p					Y25	M21	B19										
Q1			GXB RX3n					AA28	N24	D20										
Q1			GXB RX3p					AA27	N23	D19										
Q1			GXB TX2n					AB28	P22	F20										
Q1			GXB TX2p					AB25	P21	F19										
Q1			GXB RX2n					AC28	R24	I20										
Q1			GXB RX2p					AC27	R23	H19										
Q1			REFCLK4n					AD28	T22	K20										
Q1			REFCLK4p					AD25	T21	K19										
Q1			REFCLK0n					AE28	U24	M20										
Q1			REFCLK0p					AE27	U23	M19										
Q1			GXB TX1n					AG27	V22	P20										
Q1			GXB TX1p					AG27	V21	P19										
Q1			GXB RX1n					AH25	W23	T20										
Q1			GXB RX1p					AH25	W23	T19										
Q1			GXB TX0n					AF24	Y22	V20										
Q1			GXB TX0p					AF24	Y21	V19										
Q1			GXB RX0n					AN23	AA34	Y17										
Q1			GXB RX0p					AG23	AA23	W17										
IC			HCNFG0		HCNFG0			AA24	Z20	AA27										
IC			CONF_DONE		CONF_DONE			AA23	W19	N17										
IC			MSELE3		MSELE3			AB24	Z20	UP6										
IC			MSELE2		MSELE2			Y24	W20	D18										
IC			MSELE1		MSELE1			Y23	V19	P17										
IC			MSELE0		MSELE0			W24	V19	R18										
IC			STATUS		STATUS			W23	V18	R18										
IC			IO_PULLUP		IO_PULLUP			AE22	U19	L17										
IC			IO_PULLUP		IO_PULLUP			AA22	V18	K18										
IA		VREFBAND	IO	PLLA_CLKOUT1n	RCE			U24	W14											
IA		VREFBAND	IO	R2ND				AB19	AB20	Y15										
IA		VREFBAND	IO	PLLA_CLKOUT1p				V24	W16	V14										
IA		VREFBAND	IO	R1PD				AC19	AA30	V14										
IA		BI01	VREFBAND	IO		DIFFIO_TX_B1n	DIFFIN_B1n	AD21	AC21	V14	DQ14B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI01	VREFBAND	IO		DIFFIO_RX_B1n	DIFFOUT_B1n	AC17	AD21	V13	DQ14B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI01	VREFBAND	IO		DIFFIO_TX_B1p	DIFFIN_B1p	AC21	AB21	V13	DQ14B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI01	VREFBAND	IO		DIFFIO_RX_B1p	DIFFOUT_B1p	AB17	AD20	W13					DQ2B		DQ2B		DQ2B	DQ3B
IA		BI01	VREFBAND	IO		DIFFIO_TX_B2n	DIFFIN_B2n	Y22	V16	U15	DQS14B				DQS18B		DQS18B		DQS18B	DQ3B
IA		BI01	VREFBAND	IO		DIFFIO_RX_B2n	DIFFOUT_B2n	AC16	AB18	V12	DQ14B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI01	VREFBAND	IO		DIFFIO_TX_B2p	DIFFIN_B2p	W21	U16	L14	DQS14B				DQ2B/CO2B		DQ2B		DQS18B	DQ3B/CO3B
IA		BI01	VREFBAND	IO		DIFFIO_RX_B2p	DIFFOUT_B2p	AB16	AA19	W12					DQ2B		DQ2B		DQ2B	DQ3B
IA		BI01	VREFBAND	IO		DIFFIO_TX_B3n	DIFFIN_B3n	AD23	V11	DQS11B	DQS7B/DQ7B				DQS7B		DQS7B		DQS7B	DQS18B/DQ3B
IA		BI01	VREFBAND	IO		DIFFIO_RX_B3n	DIFFOUT_B3n	AD18	AB18	V12	DQ13B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI01	VREFBAND	IO		DIFFIO_TX_B3p	DIFFIN_B3p	AD22	AB17	V10	DQS13B				DQ2B		DQ2B		DQS18B	DQ3B/CO3B
IA		BI01	VREFBAND	IO		DIFFIO_RX_B3p	DIFFOUT_B3p	AC18	AA18	U13					DQ2B		DQ2B		DQ2B	DQ3B
IA		BI01	VREFBAND	IO		DIFFIO_TX_B4n	DIFFIN_B4n	Y20	W15	U12	DQ13B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI01	VREFBAND	IO		DIFFIO_RX_B4n	DIFFOUT_B4n	AC23	AA15	V9	DQ13B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI01	VREFBAND	IO		DIFFIO_TX_B4p	DIFFIN_B4p	Y19	V15	U11					DQ2B		DQ2B		DQ2B	DQ3B
IA		BI01	VREFBAND	IO		DIFFIO_RX_B4p	DIFFOUT_B4p	AC22	V15	W10	DQ13B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_TX_B5n	DIFFIN_B5n	AD24	AC18	U10	DQ12B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_RX_B5n	DIFFOUT_B5n	AE22	AC18	DQ12B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_TX_B5p	DIFFIN_B5p	AC24	AC18	DQ12B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_RX_B5p	DIFFOUT_B5p	AE21	AC18	R16	DQ12B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_TX_B6n	DIFFIN_B6n	Y23	W13	DQS11B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_RX_B6n	DIFFOUT_B6n	AF20	DQ12B	DQ6B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_TX_B6p	DIFFIN_B6p	V22	U18	V16	DQS12B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_RX_B6p	DIFFOUT_B6p	AE20	DQ12B	DQ6B	DQ6B/CO6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_TX_B7n	DIFFIN_B7n	AF18	DQS11B	DQS6B/DQ6B	DQ18				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_RX_B7n	DIFFOUT_B7n	AF19	V16	DQ11B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_TX_B7p	DIFFIN_B7p	AE18	V15	P20	DQS11B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_RX_B7p	DIFFOUT_B7p	AE19	DQ11B	DQ6B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_TX_B8n	DIFFIN_B8n	AA18	DQ11B	DQ6B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_RX_B8n	DIFFOUT_B8n	AF17	DQ11B	DQ6B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_TX_B8p	DIFFIN_B8p	Y16	DQ11B	DQ6B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_RX_B8p	DIFFOUT_B8p	AE17	DQ11B	DQ6B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_TX_B9n	DIFFIN_B9n	AD15	AD16	DQ10B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_RX_B9n	DIFFOUT_B9n	AF16	AD19	DQ10B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_TX_B9p	DIFFIN_B9p	AC15	AA15	DQ10B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI02	VREFBAND	IO		DIFFIO_RX_B9p	DIFFOUT_B9p	AE16	AC19	DQ10B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI03	VREFBAND	IO		DIFFIO_TX_B10n	DIFFIN_B10n	AA19	W14	DQS10B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI03	VREFBAND	IO		DIFFIO_RX_B10n	DIFFOUT_B10n	AD18	DQ10B	DQ6B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI03	VREFBAND	IO		DIFFIO_TX_B10p	DIFFIN_B10p	Y15	V14	DQS10B	DQ6B/CO6B				DQ2B/CO2B		DQ2B/CO2B		DQ2B/CO2B	DQ3B
IA		BI03	VREFBAND	IO		DIFFIO_RX_B10p	DIFFOUT_B10p	AG19	AD17	DQ10B	DQ6B				DQ2B		DQ2B		DQ2B	DQ3B
IA		BI03	VREFBAND	IO		DIFFIO_TX_B11n	DIFFIN_B11n	AH17	AB14	DQS9B	DQS5B/DQ5B				DQS5B		DQS5B/CO5B		DQS5B/CO5B	DQ3B
IA		BI03	VREFBAND	IO		DIFFIO_RX_B11n	DIFFOUT_B11n	AH16	AC15	DQS9B	DQS5B/CO5B				DQS5B		DQS5B/CO5B		DQS5B/CO5B	DQ3B
IA		BI03	VREFBAND	IO		DIFFIO_TX_B11														



Bank number	IO Module (Note 1)	YREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rx	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rx	F780	F572	U558	Q0S for X4 for F780	Q0S for X8/X9 for F780 (Note 2)	Q0S for X16X18 for F780 (Note 2)	Q0S for X32X36 for F780 (Note 2)	Q0S for X4 for F572	Q0S for X8/X9 for F572 (Note 3)	Q0S for X16X18 for F572 (Note 3)	Q0S for X4 for U558	Q0S for X8/X9 for U558 (Note 3)	Q0S for X16X18 for U558 (Note 3)
IA	BI04	VREFB4AN0	IO			DIFFCO_RX_B14n	DIFFOUT_B14n	AH11	AD12	V6	Q0B8	Q0A8	Q0B8	Q0A8	Q0B8	Q0A8	Q0B8	Q0B8	Q0A8	Q0B8
IA	BI04	VREFB4AN0	IO			DIFFCO_TX_B14p	DIFFIN_B14p	Y13	V12	U7	Q0S8B	Q0A8/CQnA8	Q0B8/CQnB8	Q0A8	Q0S4B	Q0S2B/CQn2B	Q0B8/CQn1B	Q0S4B	Q0S2B/CQn2B	Q0B8/CQn1B
IA	BI04	VREFB4AN0	IO			DIFFCO_RX_B14p	DIFFIN_B14p	AH10	AD11	W6										
IA	BI04	VREFB4AN0	IO			DIFFCO_TX_B15n	DIFFIN_B15n	AH8	AB11	Y3	Q0S8n/B	Q0S8n/B/CQ2B	Q0B8	Q0S4B	Q0S2n/B/CQ2B	Q0B8	Q0S2n/B/CQ2B	Q0S4B	Q0S2n/B/CQ2B	Q0B8/CQn1B
IA	BI04	VREFB4AN0	IO			DIFFCO_RX_B15n	DIFFOUT_B15n	AH9	AA12	V5	Q07B	Q0A8	Q0B8	Q0A8	Q0B8	Q0A8	Q0B8	Q0B8	Q0A8	Q0B8
IA	BI04	VREFB4AN0	IO			DIFFCO_TX_B15p	DIFFIN_B15p	AH7	AA11	V2	Q0S7B	Q0S4B/CQ4B	Q0B8	Q0S4B	Q0S2B/CQ2B	Q0B8	Q0S2B/CQ2B	Q0S4B	Q0S2B/CQ2B	Q0B8/CQ1B
IA	BI04	VREFB4AN0	IO			DIFFCO_RX_B15p	DIFFOUT_B15p	AG9	Y12	Y4										
IA	BI04	VREFB4AN0	IO			DIFFCO_TX_B16n	DIFFIN_B16n	AC14	W11	V8	Q07B	Q0A8	Q0B8	Q0A8	Q0B8	Q0A8	Q0B8	Q0B8	Q0A8	Q0B8
IA	BI04	VREFB4AN0	IO			DIFFCO_RX_B16n	DIFFOUT_B16n	AH6	AD10	V1	Q07B	Q0A8	Q0B8	Q0A8	Q0B8	Q0A8	Q0B8	Q0B8	Q0A8	Q0B8
IA	BI04	VREFB4AN0	IO			DIFFCO_TX_B16p	DIFFIN_B16p	AB14	V11	U9										
IA	BI04	VREFB4AN0	IO			DIFFCO_RX_B16p	DIFFOUT_B16p	AG6	AD9	W1	Q07B	Q0A8	Q0B8	Q0A8	Q0B8	Q0A8	Q0B8	Q0B8	Q0A8	Q0B8
IA	BI05	VREFB4AN0	IO			DIFFCO_TX_B17n	DIFFIN_B17n	AH5			Q06B	Q0A8	Q0B8	Q0A8	Q0B8	Q0A8	Q0B8	Q0B8	Q0A8	Q0B8
IA	BI05	VREFB4AN0	IO			DIFFCO_TX_B17p	DIFFIN_B17p	AH4			Q06B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	BI05	VREFB4AN0	IO			DIFFCO_TX_B18n	DIFFIN_B18n	AC13			Q0S8n/B	Q0A8	Q0B8	Q0A8	Q0B8	Q0A8	Q0B8	Q0B8	Q0A8	Q0B8
IA	BI05	VREFB4AN0	IO			DIFFCO_RX_B18n	DIFFOUT_B18n	AF12			Q06B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	BI05	VREFB4AN0	IO			DIFFCO_TX_B18p	DIFFIN_B18p	AB13			Q0S8B	Q0S3B/CQ3B	Q0B8	Q0S4B	Q0S2B/CQ2B	Q0B8	Q0S2B/CQ2B	Q0S4B	Q0S2B/CQ2B	Q0B8/CQn1B
IA	BI05	VREFB4AN0	IO			DIFFCO_RX_B18p	DIFFOUT_B18p	AE12												
IA	BI05	VREFB4AN0	IO			DIFFCO_TX_B19n	DIFFIN_B19n	AF10			Q0S95B	Q0S3B/CQ3B	Q0B8	Q0S4B	Q0S2B/CQ2B	Q0B8	Q0S2B/CQ2B	Q0S4B	Q0S2B/CQ2B	Q0B8/CQn1B
IA	BI05	VREFB4AN0	IO			DIFFCO_RX_B19n	DIFFOUT_B19n	AF11												
IA	BI05	VREFB4AN0	IO			DIFFCO_TX_B19p	DIFFIN_B19p	AE10			Q0S5B	Q0S3B/CQ3B	Q0B8	Q0S4B	Q0S2B/CQ2B	Q0B8	Q0S2B/CQ2B	Q0S4B	Q0S2B/CQ2B	Q0B8/CQn1B
IA	BI05	VREFB4AN0	IO			DIFFCO_RX_B19p	DIFFOUT_B19p	AE11												
IA	BI05	VREFB4AN0	IO			DIFFCO_TX_B20n	DIFFIN_B20n	W13			Q05B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	BI05	VREFB4AN0	IO			DIFFCO_RX_B20n	DIFFOUT_B20n	AF9			Q05B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	BI05	VREFB4AN0	IO			DIFFCO_TX_B20p	DIFFIN_B20p	W12			Q06B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	BI05	VREFB4AN0	IO			DIFFCO_RX_B20p	DIFFOUT_B20p	AF9												
IA	BI06	VREFB4AN0	IO			DIFFCO_TX_B21n	DIFFIN_B21n	AF8	AB10	V8	Q04B	Q0A8	Q0B8	Q0A8	Q0B8	Q0A8	Q0B8	Q0B8	Q0A8	Q0B8
IA	BI06	VREFB4AN0	IO			DIFFCO_RX_B21n	DIFFOUT_B21n	AF7	AA7	W4	Q04B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	BI06	VREFB4AN0	IO			DIFFCO_TX_B21p	DIFFIN_B21p	AE8	AA10	V9	Q04B	Q0A8	Q0B8	Q0A8	Q0B8	Q0A8	Q0B8	Q0B8	Q0A8	Q0B8
IA	BI06	VREFB4AN0	IO			DIFFCO_RX_B21p	DIFFOUT_B21p	AE7	AB9	V4										
IA	BI06	VREFB4AN0	IO			DIFFCO_TX_B22n	DIFFIN_B22n	Y12	W10	R9	Q0S8n/B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	BI06	VREFB4AN0	IO			DIFFCO_RX_B22n	DIFFOUT_B22n	AF6	AD8	V1	Q04B	Q0A8	Q0B8	Q0A8	Q0B8	Q0A8	Q0B8	Q0B8	Q0A8	Q0B8
IA	BI06	VREFB4AN0	IO			DIFFCO_TX_B22p	DIFFIN_B22p	W11	W9	PE	Q0S4B	Q0S2B/CQ2B	Q0B8	Q0S4B	Q0S2B/CQ2B	Q0B8	Q0S2B/CQ2B	Q0S4B	Q0S2B/CQ2B	Q0B8/CQn1B
IA	BI06	VREFB4AN0	IO			DIFFCO_RX_B22p	DIFFOUT_B22p	AE4	AD7	V3										
IA	BI06	VREFB4AN0	IO			DIFFCO_TX_B23n	DIFFIN_B23n	AF5	AB8	U1	Q03B	Q0S2B/CQ2B	Q0B8	Q0S1B/CQ1B	Q0B8	Q0S1B/CQ1B	Q0B8	Q0S1B/CQ1B	Q0B8	Q0S1B/CQ1B
IA	BI06	VREFB4AN0	IO			DIFFCO_RX_B23n	DIFFOUT_B23n	AC12	AA7	U3	Q0S3B	Q0S2B/CQ2B	Q0B8	Q0S1B/CQ1B	Q0B8	Q0S1B/CQ1B	Q0B8	Q0S1B/CQ1B	Q0B8	Q0S1B/CQ1B
IA	BI06	VREFB4AN0	IO			DIFFCO_TX_B23p	DIFFIN_B23p	AE5	AA8											
IA	BI06	VREFB4AN0	IO			DIFFCO_RX_B24n	DIFFIN_B24n	AC11	V9	U8	Q03B	Q0A8	Q0B8	Q0A8	Q0B8	Q0A8	Q0B8	Q0B8	Q0A8	Q0B8
IA	BI06	VREFB4AN0	IO			DIFFCO_TX_B24n	DIFFIN_B24n	AC4	AD8	R3	Q03B	Q0A8	Q0B8	Q0A8	Q0B8	Q0A8	Q0B8	Q0B8	Q0A8	Q0B8
IA	BI06	VREFB4AN0	IO			DIFFCO_RX_B24p	DIFFIN_B24p	AB11	U9	T7										
IA	BI06	VREFB4AN0	IO			DIFFCO_TX_B24p	DIFFIN_B24p	AG3	AC6	P3	Q03B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	BI07	VREFB4AN0	IO			DIFFCO_TX_B25n	DIFFIN_B25n	AH3			Q03B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	BI07	VREFB4AN0	IO			DIFFCO_RX_B25n	DIFFOUT_B25n	AF4			Q02B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	BI07	VREFB4AN0	IO			DIFFCO_TX_B25p	DIFFIN_B25p	AH2			Q02B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	BI07	VREFB4AN0	IO			DIFFCO_RX_B25p	DIFFOUT_B25p	AE4												
IA	BI07	VREFB4AN0	IO			DIFFCO_TX_B26n	DIFFIN_B26n	AF3			Q0S2B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	BI07	VREFB4AN0	IO			DIFFCO_RX_B26n	DIFFOUT_B26n	W10			Q0S2B	Q0S1B/CQn1B	Q0B8	Q0S2B	Q0S1B/CQn1B	Q0B8	Q0S2B	Q0S1B/CQn1B	Q0B8	Q0S2B
IA	BI07	VREFB4AN0	IO			DIFFCO_TX_B26p	DIFFIN_B26p	AF2												
IA	BI07	VREFB4AN0	IO			DIFFCO_RX_B26p	DIFFOUT_B26p	AD6			Q0S1B	Q0S1B/CQn1B	Q0B8	Q0S1B	Q0S1B/CQn1B	Q0B8	Q0S1B	Q0S1B/CQn1B	Q0B8	Q0S1B
IA	BI07	VREFB4AN0	IO			DIFFCO_TX_B27n	DIFFIN_B27n	AC11			Q0S1B	Q0S1B/CQn1B	Q0B8	Q0S1B	Q0S1B/CQn1B	Q0B8	Q0S1B	Q0S1B/CQn1B	Q0B8	Q0S1B
IA	BI07	VREFB4AN0	IO			DIFFCO_RX_B27p	DIFFIN_B27p	AF1			Q0S1B	Q0S1B/CQn1B	Q0B8	Q0S1B	Q0S1B/CQn1B	Q0B8	Q0S1B	Q0S1B/CQn1B	Q0B8	Q0S1B
IA	BI07	VREFB4AN0	IO			DIFFCO_TX_B28n	DIFFIN_B28n	W3			Q01B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	BI07	VREFB4AN0	IO			DIFFCO_RX_B28n	DIFFOUT_B28n	AD9			Q01B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	BI07	VREFB4AN0	IO			DIFFCO_TX_B28p	DIFFIN_B28p	Y10			Q01B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	BI07	VREFB4AN0	IO			DIFFCO_RX_B28p	DIFFOUT_B28p	AC9			Q01B	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8	Q0B8
IA	VREFB4AN0	IO	PLL3_CLKOUT1n					AC10	AA9	U4										
IA	VREFB4AN0	IO	PLL3_CLKOUT1p					AD7	AB6	R4										
IA	VREFB4AN0	IO						AB10	Y9	T4										
IA	VREFB4AN0	IO						AC7	AA8	P4										
IA	VREFB4AN0	IO						AA6	AD5	R1	Q014R	Q07R	Q03R	Q01R	Q02R	Q04R	Q02R	Q04R	Q02R	Q04R
IA	VREFB4AN0	IO						AD4	AB5	P1	Q014R	Q07R	Q03R	Q01R	Q02R	Q04R	Q02R	Q04R	Q02R	Q04R
IA	VREFB4AN0	IO						AB7	AD4	P2	Q014R	Q07R	Q03R	Q01R	Q02R	Q04R	Q02R	Q04R	Q02R	Q04R
IA	VREFB4AN0	IO						AC5	AA5	N1										
IA	VREFB4AN0	IO						W8	V7	T1	Q0S114R	Q07R	Q02R	Q01R	Q02R	Q04R	Q02R	Q04R	Q02R	Q04R
IA	VREFB4AN0	IO						AB5	V4	M1	Q014R	Q07R	Q03R	Q01R	Q02R	Q04R	Q02R	Q04R</		



Bank number	IO Module (Note 1)	REF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with DQTT Ref. 2)	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no DQTT Ref. 2)	F780	F572	U358	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16X18 for F780 (Note 3)	DQS for X32X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16X18 for F572 (Note 3)	DQS for X4 for U358	DQS for X8/X9 for U358 (Note 3)	DQS for X16X18 for U358 (Note 3)
GA	RI03	WREFBAND	IO			DIFFIO_RX_R12p	DIFFIN_R12p	U5	AB2		DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO			DIFFIO_TX_R13n	DIFFIN_R13n	U3	AB1		DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO			DIFFIO_RX_R13n	DIFFIN_R13n	T3	T2		DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO			DIFFIO_TX_R13p	DIFFIN_R13p	T4	AA1		DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO			DIFFIO_RX_R13p	DIFFOUT_R13p	R3	T3		DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO			DIFFIO_TX_R14n	DIFFIN_R14n	NE	R7	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO			DIFFIO_RX_R14n	DIFFOUT_R14n	UT	R3	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO			DIFFIO_TX_R14p	DIFFIN_R14p	MB	P7	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO			DIFFIO_RX_R14p	DIFFOUT_R14p	NE	R4	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO			DIFFIO_TX_R15n	DIFFIN_R15n	R1	V1	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO			DIFFIO_RX_R15n	DIFFOUT_R15n	R4	V1	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO			DIFFIO_TX_R15p	DIFFIN_R15p	P1	U1	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO			DIFFIO_RX_R15p	DIFFOUT_R15p	RS	W1	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO			DIFFIO_TX_R16n	DIFFIN_R16n	MS	NE	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO			DIFFIO_RX_R16n	DIFFOUT_R16n	P3	T3	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO			DIFFIO_TX_R16p	DIFFIN_R16p	LE	N7											
GA	RI04	WREFBAND	IO			DIFFIO_RX_R16p	DIFFOUT_R16p	P4	R1	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI04	WREFBAND	IO	DIFFCLK_2n				P2	P3	L1										
GA	RI04	WREFBAND	IO	DIFFCLK_3n				N1	N3	K3										
GA	RI04	WREFBAND	IO	DIFFCLK_2p				N3	R4	L2										
GA	RI04	WREFBAND	IO	DIFFCLK_3p				M1	NE	K4										
GA	RI05	WREFBAND	IO			DIFFIO_TX_R17n	DIFFIN_R17n	L1	P1	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R17n	DIFFOUT_R17n	M2	M3	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R17p	DIFFIN_R17p	K1	N1	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R17p	DIFFOUT_R17p	L3	MA											
GA	RI05	WREFBAND	IO			DIFFIO_TX_R18n	DIFFIN_R18n	NE	M7	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R18n	DIFFOUT_R18n	M3	M7	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R18p	DIFFIN_R18p	L7	L7	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R18p	DIFFOUT_R18p	MA	N2	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R19n	DIFFIN_R19n	J2	L4	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R19n	DIFFOUT_R19n	J1	L3	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R19p	DIFFIN_R19p	J3	K1	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R19p	DIFFOUT_R19p	H1	L4	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R20n	DIFFIN_R20n	JE	R4	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R20n	DIFFOUT_R20n	K3	K2	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R20p	DIFFIN_R20p	J7	KE											
GA	RI05	WREFBAND	IO			DIFFIO_RX_R20p	DIFFOUT_R20p	L4	K3	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R21n	DIFFIN_R21n	G1	J1	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R21n	DIFFOUT_R21n	E1	J3	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R21p	DIFFIN_R21p	F1	H1	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R21p	DIFFOUT_R21p	F2	LA											
GA	RI05	WREFBAND	IO			DIFFIO_TX_R22n	DIFFIN_R22n	K7	J5	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R22n	DIFFOUT_R22n	D1	G1	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R22p	DIFFIN_R22p	JE	J5	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R22p	DIFFOUT_R22p	C1	G2	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R23n	DIFFIN_R23n	JA	F1	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R23n	DIFFOUT_R23n	H3	H3	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R23p	DIFFIN_R23p	J5	E1	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R23p	DIFFOUT_R23p	HA	HA	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R24n	DIFFIN_R24n	K3	HE	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R24n	DIFFOUT_R24n	K4	G3	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R24p	DIFFIN_R24p	K9	H7	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R24p	DIFFOUT_R24p	KE	F3	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R25n	DIFFIN_R25n	B1	D1	G3	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R25n	DIFFOUT_R25n	C2	E3	JA	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R25p	DIFFIN_R25p	D2	G4	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R25p	DIFFOUT_R25p	C3	D3	J5										
GA	RI05	WREFBAND	IO			DIFFIO_TX_R30p	DIFFIN_R30p	H6	G5	G6	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R30p	DIFFOUT_R30p	GA	G2	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R31n	DIFFIN_R31n	H7	F6	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R31n	DIFFOUT_R31n	F3	E4	K1	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R31p	DIFFIN_R31p	D3	D3	J2	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R31p	DIFFOUT_R31p	F4	D4	J1										
GA	RI05	WREFBAND	IO			DIFFIO_TX_R32n	DIFFIN_R32n	G5	G7	F4	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_RX_R32n	DIFFOUT_R32n	E4	C1	G1	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_R32p	DIFFIN_R32p	G6	F7	F5										
GA	RI05	WREFBAND	IO			DIFFIO_RX_R32p	DIFFOUT_R32p	F5	B1	G2	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR	DQSR			
GA	RI05	WREFBAND	IO			DIFFIO_TX_T1p	DIFFIN_T1p	F9	E7	DA										
GA	RI05	WREFBAND	IO			DIFFIO_RX_T1p	DIFFOUT_T1p	K10	G8	F3										
GA	RI05	WREFBAND	IO			DIFFIO_TX_T1p	DIFFIN_T1p	G7	D7	E4										
GA	RI05	WREFBAND	IO			DIFFIO_RX_T1p	DIFFOUT_T1p	J9	F8	F2										
GA	RI05	WREFBAND	IO			DIFFIO_TX_T1p	DIFFIN_T1p	H10												
GA	RI05	WREFBAND	IO			DIFFIO_RX_T1p	DIFFOUT_T1p	F8	H3		DQ14T	DQ14T	DQ14T	DQ14T	DQ14T	DQ14T	DQ14T			
GA	RI05	WREFBAND	IO			DIFFIO_TX_T1p	DIFFIN_T1p	G10	L1		DQ14T	DQ14T	DQ14T	DQ14T	DQ14T	DQ14T	DQ14T			
GA	RI05	WREFBAND	IO			DIFFIO_RX_T2p	DIFFOUT_T2p	F10												
GA	RI05	WREFBAND	IO			DIFFIO_TX_T2p	DIFFIN_T2p	E6	H6		DQSR14T	DQSR14T	DQSR14T	DQSR14T	DQSR14T	DQSR14T	DQSR14T			
GA	RI05	WREFBAND	IO			DIFFIO_RX_T2n	DIFFOUT_T2n	E10	L4		DQ14T	DQ14T	DQ14T	DQ14T	DQ14T	DQ14T	DQ14T			
GA	RI05	WREFBAND	IO			DIFFIO_TX_T2n	DIFFIN_T2n	D5	D4		DQSR14T	DQSR14T	DQSR14T	DQSR14T	DQSR14T	DQSR14T	DQSR14T			
GA	RI05	WREFBAND	IO			DIFFIO_RX_T3p	DIFFOUT_T3p	DA												
GA	RI05	WREFBAND	IO			DIFFIO_TX_T3p	DIFFIN_T3p	K11	H4	DQSR14T	DQSR14T	DQSR14T	DQSR14T	DQSR14T	DQSR14T	DQSR14T	DQSR14T			
GA	RI05	WREFBAND	IO			DIFFIO_RX_T3n	DIFFOUT_T3n	C4	D3		DQ13T	DQ13T	DQ13T	DQ13T	DQ13T	DQ13T	DQ13T			
GA	RI05	WREFBAND	IO			DIFFIO_TX_T3n	DIFFIN_T3n	J10			DQSR13T	DQSR13T	DQSR13T	DQSR13T	DQSR13T	DQSR13T	DQSR13T			
GA	RI05	WREFBAND	IO			DIFFIO_RX_T4p	DIFFOUT_T4p	B3												
GA	RI05	WREFBAND	IO			DIFFIO_TX_T4p	DIFFIN_T4p	A5			DQ13T	DQ13T	DQ13T	DQ13T	DQ13T	DQ13T	DQ13T			
GA	RI05	WREFBAND	IO			DIFFIO_RX_T4n	DIFFOUT_T4n	A3			DQSR13T	DQSR13T	DQSR13T	DQSR13T	DQSR13					



Bank number	IO Module (Note 1)	REF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT (Ref. 2)	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT	F700	F572	U558	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16X18 for F780 (Note 3)	DQS for X32X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16X18 for F572 (Note 3)	DQS for X4 for U558	DQS for X8/X9 for U558 (Note 3)	DQS for X16X18 for U558 (Note 3)
FA	T105	WREFB7A0	IO			DIFFIO_TX_T10p	DIFFIN_T10p	D11			DQS1T	DQS1T	DQS1T	DQS1T						
FA	T105	WREFB7A0	IO			DIFFIO_RX_T10n	DIFFOUT_T10n	B9			DQS1T	DQS1T	DQS1T	DQS1T						
FA	T105	WREFB7A0	IO			DIFFIO_TX_T11p	DIFFIN_T11p	C11			DQS1T	DQS1T	DQS1T	DQS1T						
FA	T105	WREFB7A0	IO			DIFFIO_RX_T11n	DIFFOUT_T11n	G13			DQS1T	DQS1T	DQS1T	DQS1T						
FA	T105	WREFB7A0	IO			DIFFIO_TX_T11p	DIFFIN_T11p	K13			DQS1T	DQS1T	DQS1T	DQS1T						
FA	T105	WREFB7A0	IO			DIFFIO_RX_T11n	DIFFOUT_T11n	F13			DQS1T	DQS1T	DQS1T	DQS1T						
FA	T105	WREFB7A0	IO			DIFFIO_TX_T11p	DIFFIN_T11p	K12			DQS1T	DQS1T	DQS1T	DQS1T						
FA	T105	WREFB7A0	IO			DIFFIO_RX_T11n	DIFFOUT_T11n	E13			DQS1T	DQS1T	DQS1T	DQS1T						
FA	T105	WREFB7A0	IO			DIFFIO_TX_T12p	DIFFIN_T12p	C13			DQS1T	DQS1T	DQS1T	DQS1T						
FA	T105	WREFB7A0	IO			DIFFIO_RX_T12n	DIFFOUT_T12n	D13			DQS1T	DQS1T	DQS1T	DQS1T						
FA	T105	WREFB7A0	IO			DIFFIO_TX_T12p	DIFFIN_T12p	C12			DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_RX_T13n	DIFFOUT_T13n	B6	D6	B4	DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_TX_T13p	DIFFIN_T13p	K4	G11	C7	DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_RX_T13n	DIFFOUT_T13n	A6	D8	A4	DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_TX_T13p	DIFFIN_T13p	J4	G10	C8	DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_RX_T14p	DIFFOUT_T14p	A10	A8	A6	DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_TX_T14p	DIFFIN_T14p	A8	B7	C9	DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_RX_T14n	DIFFOUT_T14n	A6	A7	A5	DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_TX_T14n	DIFFIN_T14n	A7	B6	C8	DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_RX_T15p	DIFFOUT_T15p	B12	D10	B8	DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_TX_T15p	DIFFIN_T15p	G14	F10	B10	DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_RX_T15n	DIFFOUT_T15n	A11	C10	A7	DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_TX_T15n	DIFFIN_T15n	F14	B10	A10	DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_RX_T15n	DIFFOUT_T15n	A13	B9	B7	DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_TX_T15p	DIFFIN_T15p	A15	B10	B9	DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_RX_T15n	DIFFOUT_T15n	A12	A8	A8	DQS1T	DQS1T	DQS1T	DQS1T						
FA	T104	WREFB7A0	IO			DIFFIO_TX_T15n	DIFFIN_T15n	A14	A10	A9	DQS1T	DQS1T	DQS1T	DQS1T						
BA	WREFBAND	CLK12	DIFFCLK_4p					D15	D11	D10										
FA	WREFBAND	CLK13	DIFFCLK_5p					D14	F12	E10										
BA	WREFBAND	CLK14	DIFFCLK_4p					C15	C11	C10										
FA	WREFBAND	CLK15	DIFFCLK_5n					C14	F11	D9										
BA	T103	WREFBAND	IO			DIFFIO_RX_T17p	DIFFOUT_T17p	C16	E12		DQS1T	DQS1T	DQS1T							
BA	T103	WREFBAND	IO			DIFFIO_TX_T17p	DIFFIN_T17p	F16	E13		DQS1T	DQS1T	DQS1T							
BA	T103	WREFBAND	IO			DIFFIO_RX_T17n	DIFFOUT_T17n	B15	D12		DQS1T	DQS1T	DQS1T							
BA	T103	WREFBAND	IO			DIFFIO_TX_T17n	DIFFIN_T17n	F15	D13		DQS1T	DQS1T	DQS1T							
BA	T103	WREFBAND	IO			DIFFIO_RX_T18p	DIFFOUT_T18p	A16	B13		DQS1T	DQS1T	DQS1T							
BA	T103	WREFBAND	IO			DIFFIO_TX_T18p	DIFFIN_T18p	B16	A12		DQS1T	DQS1T	DQS1T							
BA	T103	WREFBAND	IO			DIFFIO_RX_T18n	DIFFOUT_T18n	A17	B12		DQS1T	DQS1T	DQS1T							
BA	T103	WREFBAND	IO			DIFFIO_TX_T18n	DIFFIN_T18n	A16	A11		DQS1T	DQS1T	DQS1T							
BA	T103	WREFBAND	IO			DIFFIO_RX_T19p	DIFFOUT_T19p	E15	B13		DQS1T	DQS1T	DQS1T							
BA	T103	WREFBAND	IO			DIFFIO_TX_T19p	DIFFIN_T19p	F15	B15		DQS1T	DQS1T	DQS1T							
BA	T103	WREFBAND	IO			DIFFIO_RX_T19n	DIFFOUT_T19n	D16	A13		DQS1T	DQS1T	DQS1T							
BA	T103	WREFBAND	IO			DIFFIO_TX_T19n	DIFFIN_T19n	G15	F13		DQS1T	DQS1T	DQS1T							
BA	T103	WREFBAND	IO			DIFFIO_RX_T20p	DIFFOUT_T20p	A20			DQS1T	DQS1T	DQS1T							
BA	T103	WREFBAND	IO			DIFFIO_TX_T20p	DIFFIN_T20p	C19	B15		DQS1T	DQS1T	DQS1T							
BA	T103	WREFBAND	IO			DIFFIO_RX_T20n	DIFFOUT_T20n	A19	C13		DQS1T	DQS1T	DQS1T							
BA	T103	WREFBAND	IO			DIFFIO_TX_T20n	DIFFIN_T20n	B18	A14		DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_RX_T21p	DIFFOUT_T21p	D17			DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_TX_T21p	DIFFIN_T21p	L15			DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_RX_T21n	DIFFOUT_T21n	C17			DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_TX_T21n	DIFFIN_T21n	K15			DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_RX_T22p	DIFFOUT_T22p	D18			DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_TX_T22p	DIFFIN_T22p	D21			DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_RX_T22n	DIFFOUT_T22n	C18			DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_TX_T22n	DIFFIN_T22n	C21			DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_RX_T23p	DIFFOUT_T23p	D20			DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_TX_T23p	DIFFIN_T23p	G17			DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_RX_T23n	DIFFOUT_T23n	D19			DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_TX_T23n	DIFFIN_T23n	F17			DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_RX_T24p	DIFFOUT_T24p	L19			DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_TX_T24p	DIFFIN_T24p	J21			DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_RX_T24n	DIFFOUT_T24n	K20			DQS1T	DQS1T	DQS1T							
BA	T102	WREFBAND	IO			DIFFIO_TX_T24n	DIFFIN_T24n	J20			DQS1T	DQS1T	DQS1T							
BA	T101	WREFBAND	IO			DIFFIO_RX_T25p	DIFFOUT_T25p	F22	D15	B12	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO			DIFFIO_TX_T25p	DIFFIN_T25p	K16	G14	D11	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO			DIFFIO_RX_T25n	DIFFOUT_T25n	E22	C15	A11	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO			DIFFIO_TX_T25n	DIFFIN_T25n	J16	F14	C12	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO			DIFFIO_RX_T26p	DIFFOUT_T26p	G24	C16	A14	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO			DIFFIO_TX_T26p	DIFFIN_T26p	F24	A16	B13	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO			DIFFIO_RX_T26n	DIFFOUT_T26n	F23	B16	A13	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO			DIFFIO_TX_T26n	DIFFIN_T26n	E24	A15	A12	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO			DIFFIO_RX_T27p	DIFFOUT_T27p	F21	A18	C14	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO			DIFFIO_TX_T27p	DIFFIN_T27p	K18	F15	D13	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO			DIFFIO_RX_T27n	DIFFOUT_T27n	E21	A17	C13	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO			DIFFIO_TX_T27n	DIFFIN_T27n	J17	E15	D12	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO			DIFFIO_RX_T28p	DIFFOUT_T28p	E19	C19	A16	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO			DIFFIO_TX_T28p	DIFFIN_T28p	G19	A20	C15	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO			DIFFIO_RX_T28n	DIFFOUT_T28n	E18	B18	A15	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO			DIFFIO_TX_T28n	DIFFIN_T28n	G18	A19	B15	DQS1T	DQS1T	DQS1T		DQ2T	DQ1T	DQ1T	DQ2T	DQ1T	
BA	T101	WREFBAND	IO					L21	C20	D16										
BA	T101	WREFBAND	IO					K19	H16	A18										
BA	T101	WREFBAND	IO					K21	B19	D14										
BA	T101	WREFBAND	IO					J18	G16	A17										
BC			TDO		TDO			L23	G20	B16										
BC			ASD0		ASD0			J22	L20	C16										
BC			PCSD0		PCSD0			H22	H19	E18										
BC			DATA0		DATA0			K22	J19	G17										
BC			TDI		TDI			H24	H19	C17										



Bank number	IO Module (Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F780	F572	U358	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16X18 for F780 (Note 3)	DQS for X32X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16X18 for F572 (Note 3)	DQS for X4 for U358	DQS for X8/X9 for U358 (Note 3)	DQS for X16X18 for U358 (Note 3)
			GND					R21	P20	L20										
			GND					P28	N22	L18										
			GND					P27	N21	L20										
			GND					P24	N19	J19										
			GND					P22	M24	H18										
			GND					N28	M23	G20										
			GND					N25	M20	G19										
			GND					N23	L22	F18										
			GND					N21	L21	E20										
			GND					M28	L19	E19										
			GND					M27	R24	C20										
			GND					M24	K25	C18										
			GND					L26	K20	B18										
			GND					L25	J22	A20										
			GND					K28	L21	A18										
			GND					K27	H24	N13										
			GND					J26	H23	M8										
			GND					J25	G22	M12										
			GND					H28	G21	L9										
			GND					H27	F24	L13										
			GND					G28	F23	K5										
			GND					G25	E22	K14										
			GND					F28	E21	J9										
			GND					F27	D24	J13										
			GND					E26	D23	H8										
			GND					E25	C22	H2										
			GND					D28	C21	H12										
			GND					D27	B24	G11										
			GND					D24	B23	E5										
			GND					D22	AD23	E17										
			GND					C26	AC23	E11										
			GND					C25	AB24	E5										
			GND					C24	AB23	B17										
			GND					C22	AB22	B11										
			GND					B28	AA22	M8										
			GND					B27	AA21	W5										
			GND					B25	A23	W2										
			GND					B23	A22	W14										
			GND					B22	A21	W11										
			GND					B21	Y8	T8										
			GND					AH28	T5	I5										
			GND					AH24	Y20	T2										
			GND					AH22	Y2	T17										
			GND					AH20	V17	T14										
			GND					AG28	V14	T11										
			GND					AG26	V11	P12										
			GND					AG24	W8	M8										
			GND					AG22	W18	N5										
			GND					AG21	U8	N2										
			GND					AG20	U6	N15										
			GND					AF28	U20	N11										
			GND					AF27	U2	M14										
			GND					AF26	U17	M10										
			GND					AF25	U14	L15										
			GND					AF23	U11	K8										
			GND					AE28	T14	K2										
			GND					AE25	T12	K12										
			GND					AE23	T10	J15										
			GND					AD28	R8	J11										
			GND					AD27	R17	H5										
			GND					AC26	R15	H14										
			GND					AC25	R13	H10										
			GND					AB28	R11	E8										
			GND					AB27	P8	E2										
			GND					AA26	P6	E14										
			GND					AA25	P2	BB										
			GND					AZ7	P16	B2										
			GND					AG5	P14	B14										
			GND					AZ3	P12											
			GND					AZ1	N8											
			GND					Y7	N15											
			GND					W9	M8											
			GND					W22	M14											
			GND					W19	L5											
			GND					W17	L15											
			GND					W15	K8											
			GND					V8	K12											
			GND					V5	J15											
			GND					U20	H5											
			GND					U2	H14											
			GND					V18	E8											
			GND					V16	E17											
			GND					V14	B6											
			GND					V12	B14											
			GND					V10	AC20											
			GND					U8	AC11											
			GND					U17	J17											
			GND					U15	BB											
			GND					T8	H17											
			GND					T20	F18											
			GND					T18	E2											
			GND					T14	BB											
			GND					T10	B17											
			GND					R18	AC20											
			GND					R13	AC14											
			GND					P18	P10											
			GND					P12	N17											
			GND					N9	N11											
			GND					N5	M16											
			GND					N19	L8											
			GND					N15	L17											
			GND					N11	L11											
			GND					M16	K14											
			GND					M12	J8											
			GND					L8	J11											
			GND					L20	H2											
			GND					L17	F6											
			GND					L11	E20											
			GND					H5	E11											
			GND					H17	B2											



Bank number	IO Module (Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F780	F572	U358	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16X18 for F780 (Note 3)	DQS for X32X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16X18 for F572 (Note 3)	DQS for X4 for U358	DQS for X8/X9 for U358 (Note 3)	DQS for X16X18 for U358 (Note 3)
			GND					G0	AC8											
			GND					E20	AC17											
			GND					E11	M13											
			GND					B2	M18											
			GND					AG8	M10											
			GND					AG14	L2											
			GND					AD20	L13											
			GND					AD11	K16											
			GND					AA20	K10											
			GND					AA11	J13											
			GND					U19	H20											
			GND					U15	H13											
			GND					J11	E5											
			GND					T5	E14											
			GND					T2	R20											
			GND					T16	B11											
			GND					T12	AC2											
			GND					R5												
			GND					R17												
			GND					R11												
			GND					P16												
			GND					P10												
			GND					N8												
			GND					N2												
			GND					N17												
			GND					N13												
			GND					M18												
			GND					M14												
			GND					M10												
			GND					L5												
			GND					L2												
			GND					L14												
			GND					H8												
			GND					H2												
			GND					H11												
			GND					E23												
			GND					E14												
			GND					B11												
			GND					AG17												
			GND					AG2												
			GND					AD14												
			GND					AA5												
			GND					AA14												
			GND					H20												
			GND					H14												
			GND					E5												
			GND					E17												
			GND					B5												
			GND					B14												
			GND					AG2												
			GND					AD8												
			GND					AD17												
			GND					AA8												
			GND					AA17												
			GND					E8												
			GND					E2												
			GND					B8												
			GND					B17												
			GND					AG5												
			GND					AG11												
			GND					AD2												
			GND					AB23												
			GND					AA2												
			VCC					P15	M13	L10										
			VCC					W20	U12	P11										
			VCC					W18	T9	N8										
			VCC					W15	T7	N14										
			VCC					W14	T15	N12										
			VCC					V9	T13	N10										
			VCC					V21	T11	N6										
			VCC					V19	R6	M15										
			VCC					V17	R16	M13										
			VCC					V15	R14	M11										
			VCC					V13	R12	L8										
			VCC					V11	R10	L14										
			VCC					U20	P9	L12										
			VCC					U18	P17	K9										
			VCC					U16	P15	K15										
			VCC					U14	P13	K13										
			VCC					U12	P11	K11										
			VCC					U10	N8	J8										
			VCC					T9	N18	J14										
			VCC					T19	N16	J12										
			VCC					T17	N14	J10										
			VCC					T15	N12	H8										
			VCC					T13	M9	H15										
			VCC					E11	M15	M10										
			VCC					R18	M11	H11										
			VCC					R16	L8											
			VCC					R14	L6											
			VCC					R12	L14											
			VCC					R10	L12											
			VCC					P9	L10											
			VCC					P19	K9											
			VCC					P17	K17											
			VCC					P13	K15											
			VCC					P11	K13											
			VCC					N20	K11											
			VCC					N18	J8											
			VCC					N16	J18											
			VCC					N14	J16											
			VCC					N12	J14											
			VCC					N10	J12											
			VCC					M9	J10											
			VCC					M20	M15											
			VCC					M19												
			VCC					M17												
			VCC					M15												
			VCC					M13												



Bank number	IO Module (Note 1)	YREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F780	F572	U358	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16X18 for F780 (Note 3)	DQS for X32X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16X18 for F572 (Note 3)	DQS for X4 for U358	DQS for X8/X9 for U358 (Note 3)	DQS for X16X18 for U358 (Note 3)
			VCC					M11												
			VCC					L18												
			VCC					L16												
			VCC					L13												
			VCC					L12												
			VCC					L10												
			VCC					K17												
			DNU					H23	G18	F17										
			DNU					R16	N12	L11										
			DNU					F8	D6	D6										
			VCCBMT					J24	F19	F16										
			VCCA_PLL_1					G20	F19	D17										
			VCCA_PLL_2					H8	E6	D5										
			VCCA_PLL_3					Y8	Y6	U5										
			VCCA_PLL_4					AB20	W17	L17										
			VCCD_PLL_1					H21	E18	E18										
			VCCD_PLL_2					G8	P5	E6										
			VCCD_PLL_3					AA7	W5	I6										
			VCCD_PLL_4					AA21	V18	T16										
			VCCIO3A					AG16	AC18	V11										
			VCCIO3A					AD19	AA17	T12										
			VCCIO3A					AD16												
			VCCIO3C					AC20	V18	T15										
			VCCIO4A					AG7	V18	W3										
			VCCIO4A					AG13	AC7	UB										
			VCCIO4A					AG10	AC10	T3										
			VCCIO4A					AD13												
			VCCIO4A					AD10												
			VCCIO5A					I2	J2	P5										
			VCCIO5A					U2	R2											
			VCCIO5A					R2	AA2											
			VCCIO5A					AE2												
			VCCIO5A					K2	M2	H4										
			VCCIO5A					S2	J2											
			VCCIO6A					D2	F2											
			VCCIO7A					BF	C5	D8										
			VCCIO7A					B4	C5	B3										
			VCCIO7A					B10		E3										
			VCCIO8A					F18	D16	E12										
			VCCIO8A					E18	C17	C11										
			VCCIO8A					C20	C14											
			VCCIO8A					B18												
			VCCIO8C					C03	E18	E16										
			VCCPD3A					AB18	U15	R12										
			VCCPD3A					AA18												
			VCCPD3C					V21	V17	R14										
			VCCPD4A					AA13	U10	R8										
			VCCPD4A					AA12												
			VCCPD5A					U8	F8	N8										
			VCCPD5A					U7	T7											
			VCCPD6A					M8	K7	H6										
			VCCPD6A					M7	K6											
			VCCPD7A					J13	H10	F8										
			VCCPD7A					H13												
			VCCPD8A					H16	H13	F12										
			VCCPD8A					G16												
			VCCPD8C					G21	H18	F14										
3A	VREFB3AND	VREFB3AND	VREFB3AND	VREFB3AND				V17	T16	T13										
4A	VREFB4AND	VREFB4AND	VREFB4AND	VREFB4AND				AB12	V10	T9										
5A	VREFB5AND	VREFB5AND	VREFB5AND	VREFB5AND				W7	J7	R5										
6A	VREFB6AND	VREFB6AND	VREFB6AND	VREFB6AND				L8	J7	G8										
7A	VREFB7AND	VREFB7AND	VREFB7AND	VREFB7AND				H12	H12	E9										
8A	VREFB8AND	VREFB8AND	VREFB8AND	VREFB8AND				H18	G15	E13										
			NC					AF21	AD22	I18										
			NC					AF22	AC22	V18										
			NC					U21	P6											
			NC					AB8	N5											
			NC					AA9	L6											
			NC					R24	M5											
			NC					H19	W7											
			NC					AC8	V8											
			NC					T21	E18											
			NC					F19	Y7											
			NC					AB9	C18											
			NC					T23	M8											
			NC					J19	F16	I19										
			NC					F20	D17											
			NC					R7	M17											
			NC					R8												
			NC					P8												
			NC					P7												
			NC					P20												
			NC					E27												
			NC					E28												
			NC					D26												
			NC					D25												
			NC					D26												
			NC					G07												
			NC					G28												
			NC					F26												
			NC					F28												
			NC					J27												
			NC					J28												
			NC					H28												
			NC					H28												
			NC					B24												
			NC					A24												
			NC					D23												
			NC					C23												
			NC					C27												
			NC					C28												
			NC					B26												
			NC					A28												
			NC					A22												
			VCCL_GXB					R22	M19	M18										
			VCCL_GXB					P23	L20	I19										
			VCCL_GXB					P21	K19	J18										
			VCCL_GXB					N24	R20											
			VCCL_GXB					N22	P19											
			VCCL_GXB					M23	N20											



Bank number	IO Module (Note 1)	YREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F780	F572	U358	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16X18 for F780 (Note 3)	DQS for X32X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16X18 for F572 (Note 3)	DQS for X4 for U358	DQS for X8/X9 for U358 (Note 3)	DQS for X16X18 for U358 (Note 3)
			VCCCB					Y15	U13	R11										
			VCCCB					N7	M6	K6										
			VCCCB					J15	F12	F11										
			RREFD					AH21	AC24	Y19										
			VCCA					R20	P18	P18										
			VCCA					M21	S18	S18										
			VOCH_GXB					U23	R18	T18										
			VOCH_GXB					U22	K18	D18										
			VOCH_GXB					M22												
			VOCH_GXB					L22												

- Notes:
- (1) An IO module is a group of 16 IO pins.
 - (2) When not used as DIFFIN or DIFFIO_TX, all pins marked with * (DIFFIN_#[#]p/n) can be configured as emulated LVDS output channels (DIFFOUT). Only DIFFIN pins of the same index group (e.g. DIFFIN_B1p and DIFFIN_B1n) can be used to form an emulated LVDS output channel.
 - (3) When not used as clocks, the CO#n and DQS#n pins can be used as DQ pins.




Pin Name	Pin Type (1st and 2nd Function)	Pin Description
Clock and PLL Pins		
CLK[4:5]	Clock, Input	Single ended clock input pin.
DIFFCLK[0:5p]	Clock, Input	Clock input pin for differential clock input. OCT Rd is not supported.
DIFFCLK[0:5n]	Clock, Input	Negative clock input for differential clock input. OCT Rd is not supported.
PLL_[1:4]_CLKOUT1p	I/O, Clock	PLL[1:4]_CLKOUT1 (except PLL1 and PLL3 in EP2AGX125 and EP2AGX260) supports 2 clock I/O pins, configured either as one single ended I/O or one differential I/O pair. PLL1 and PLL3 in EP2AGX125 and EP2AGX260 support 6 clock I/O pins, configured either as 3 single ended I/Os or 3 differential I/O pairs.
PLL_[1:4]_CLKOUT1n	I/O, Clock	
PLL_[1:3]_CLKOUT[2:3]p (Note 4)	I/O, Clock	PLL1 and PLL3 in EP2AGX125 and EP2AGX260 support 6 clock I/O pins, configured either as 3 single ended I/Os or 3 differential I/O pairs.
PLL_[1:3]_CLKOUT[2:3]n (Note 4)	I/O, Clock	
Dedicated Configuration/JTAG Pins		
nIO_PULLUP	Input	Dedicated input that chooses whether the internal pull-ups on the user I/O pins and dual-purpose I/O pins (nCSO, ASDO, DATA[7:0], CLKUSR, INIT_DONE, DEV_OE, DEV_CLRn) are on or off before and during configuration. A logic high (1.5V, 1.8V, 2.5V, 3.0V or 3.3V) turns off the weak pull-up, while a logic low turns them on.
MSEL[0:3]	Input	Configuration input pins that set the FPGA device configuration scheme.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration.
CONF_DONE	Bidirectional (open-drain)	This is a dedicated configuration done pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin.
nCEO	I/O, Output (open-drain)	Output that drives low when device configuration is complete. This pin can be used as a regular I/O if not used for device configuration.
nSTATUS	Bidirectional (open-drain)	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization. It is not available as a user I/O pin.
TCK	Input	Dedicated JTAG test clock input pin.
TMS	Input	Dedicated JTAG test mode select input pin.
TDI	Input	Dedicated JTAG test data input pin.
TDO	Output	Dedicated JTAG test data output pin.
Optional/Dual-Purpose Configuration Pins		
nCSO	Output	Dedicated output control signal from the FPGA to the serial configuration device in AS mode that enables the configuration device.
ASDO	Output	Control signal from the FPGA to the serial configuration device in AS mode used to read out configuration data.
DCLK	I/O (PS, FPP) Output (AS)	Dedicated configuration clock pin. In PS and FPP configuration, DCLK is used to clock configuration data from an external source into the FPGA. In AS mode, DCLK is an output from the FPGA that provides timing for the configuration interface.
CRC_ERROR	I/O, Output (open-drain)	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled. This pin can be used as regular I/O if not used for CRC error detection.
DEV_CLRn	I/O, Input	Optional pin that allows designers to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed.
DEV_OE	I/O, Input	Optional pin that allows designers to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design.
DATA0	Input	DATA[0] is a dedicated pin that is used for both the passive and active configuration modes.
DATA[1:7]	I/O, Input	Dual-purpose configuration input data pins. The DATA[0:7] pins can be used for byte-wide configuration. DATA[1:7] pins can also be used as user I/O pins after configuration, but not DATA0.
INIT_DONE	I/O, Output (open-drain)	This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration.
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin.
Differential I/O Pins		
DIFFIO_RX_[T,B,R]#[#]p,	I/O, RX channel	These are true LVDS receiver channels with OCT Rd support. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DIFFIO_RX_[T,B,R]#[#]n		
DIFFIO_TX_[T,B,R]#[#]p,	I/O, TX channel	These are true LVDS transmitter channels. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used as true LVDS transmitter channels, these pins can be configured as true LVDS receiver channels without OCT Rd support (DIFFIN_[T,B,R]#[#]p.n). If not used for differential signaling, these pins are available as user I/O pins.
DIFFIO_TX_[T,B,R]#[#]n		
DIFFIN_[T,B,R]#[#]p,	I/O, RX channel	These are true LVDS receiver channels without OCT Rd support. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used as true LVDS receiver channels without OCT Rd support, these pins can be configured as true LVDS transmitter channels (DIFFIO_TX_[T,B,R]#[#]p.n). If not used for differential signaling, these pins are available as user I/O pins.
DIFFIN_[T,B,R]#[#]n		
DIFFOUT_[#]p,	I/O, TX channel	These are emulated LVDS output channels. On I/O banks, there are true LVDS input buffers but no true LVDS output buffers. However, all column user I/Os, including I/Os with true LVDS input buffers, (DIFFIO_RX_[T,B,R]#[#]p.n), DIFFIN_[T,B,R]#[#]p.n) can be configured as emulated LVDS output buffers. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DIFFOUT_[#]n		
External Memory Interface Pins		
DQS#[#][T,B,R]	I/O, DQS	Optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry. The shifted DQS signal can also drive to internal logic.
DQSn#[#][T,B,R] (Note 5)	I/O, DQSn	Optional complementary data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry.
DQ#[#][T,B,R]	I/O, DQ	Optional data signal for use in external memory interfacing. The order of the DQ bits within a designated DQ bus is not important; however, use caution when making pin assignments if you plan on migrating to a different memory interface that has a different DQ bus width. Analyze the available DQ pins across all pertinent DQS columns in the pin list.
CQ#[#][T,B,R]	DQS	Optional data strobe signal for use in QDRII SRAM. These are the pins for echo clocks.
CQn#[#][T,B,R] (Note 5)	DQS	Optional complementary data strobe signal for use in QDRII SRAM. These are the pins for echo clocks.
Reference Pins		
RUP[0:2]	I/O, Input	Reference pins for I/O banks. The RUP pins share the same VCCIO with the I/O bank where they are located. The external precision resistor RUP must be connected to the designated RUP pin within the bank. If not required, this pin is a regular I/O pin.
RDN[0:2]	I/O, Input	Reference pins for I/O banks. The RDN pins share the same GND with the I/O bank where they are located. The external precision resistor RDN must be connected to the designated RDN pin within the bank. If not required, this pin is a regular I/O pin.
DNU	Do Not Use	Do Not Use (DNU).
NC	No Connect	Do not drive signals into these pins.
Supply Pins		
VCC	Power	VCC supplies power to the core and periphery.
VCCD_PLL_[1:6]	Power	Digital power for PLL[1:6]. All of these pins must be connected even if the PLL is not used.
VCCCB	Power	Configuration RAM bits power supply.
VCCA_PLL_[1:6]	Power	Analog power for PLL [1:6]. All of these pins must be connected even if the PLL is not used.
VCCIO[3:8][A,B]	Power	These are I/O supply voltage pins for banks 3 through 8. Each bank can support a different voltage level. VCCIO supplies power to the output buffers for all LVDS, LVCMOS(1.2V, 1.5V, 1.8V, 2.5V, 3.0V, 3.3V), HSTL(12,15,18), SSTL(15,18,2), 3.0V PCI/PCI-X I/O as well as LVTTTL (1.8V, 2.5V, 3.0V, 3.3V) I/O standards. VCCIO also supplies power to the input buffers used for LVCMOS(1.2V, 1.5V, 1.8V, 2.5V, 3.0V, 3.3V), 3.0V PCI/PCI-X and LVTTTL (1.8V, 2.5V, 3.0V, 3.3V) I/O standards.
VCCIO[3:8]C	Power	These are configuration and JTAG supply voltage pins for banks 3C and 8C. Each bank can support a different voltage level. For AS/PP/PPP configuration schemes, VCCIO[8C] supports 1.8V, 2.5V, 3.0V or 3.3V. JTAG can support 1.5V, 1.8V, 2.5V, 3.0V or 3.3V.
VCCPD[3:8][A,B], VCCPD[3:8]C	Power	Dedicated power pins. This supply is used to power the I/O pre-drivers and the input buffers for HSTL/SSTL input buffers. This can be connected to 3.3V, 3.0V or 2.5V. For 3.3V I/O standard connect VCCPD to 3.3V, for 3.0V I/O standard connect VCCPD to 3.0V and for 2.5V/1.8V/1.2V I/O standards connect VCCPD to 2.5V.
VCCBAT	Power	Battery back-up power supply for design security volatile key register.
GND	Ground	Device ground pins.
VREF[3:8][A,B]NO	Power	Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for the bank. These pins cannot be used as regular I/Os.



Pin Name	Pin Type (1st and 2nd Function)	Pin Description
Transceiver Pins		
VCCL_GXB	Power	Supplies power to the transceiver PMA TX, PMA RX and clocking.
VCOH_GXB	Power	Supplies power to the transceiver PMA output (TX) buffer.
VCCA	Power	Supplies power to the transceiver PMA regulator.
GXB_RX[0:15]p (Note 6)	Input	High speed positive differential receiver channels.
GXB_RX[0:15]n (Note 6)	Input	High speed negative differential receiver channels.
GXB_TX[0:15]p (Note 6)	Output	High speed positive differential transmitter channels.
GXB_TX[0:15]n (Note 6)	Output	High speed negative differential transmitter channels.
REFCLK[0:7]p	Input	High speed differential reference clock positive.
REFCLK[0:7]n	Input	High speed differential reference clock complement.
RREF[0:1]	Input	Reference resistor for transceiver.

Notes:

1. Refer to the Arria II GX Device Datasheet and Pin Connection Guidelines for the recommended operating conditions.
2. This pin definition is prepared based on the EP2AGX260.
3. Some of the pull-up /pull down resistors mentioned in the table above may not be required, depending on the exact device configuration scheme.
The ability to NC or short them may be valuable during the debug phase, should you be required to use a different configuration scheme.
Refer to the Configuring Arria II GX Devices chapter in the Arria II GX Device Handbook for more information.
4. PLL[1..3]_CLKOUT[2..3][p,n] are only available in PLL1 and PLL3 in EP2AGX125 and EP2AGX260.
5. When not used as clocks, the C0n and DQSn pins can be used as DQ pin.
6. Transceiver signals GXB_RX[15..0] and GXB_TX[15..0] are device specific.



This is a top view of the silicon die that corresponds to a reverse view for flip chip packages. It is a graphical representation only.



Pin Information for the Arria[®] II GX EP2AGX65 Device
Version 1.1

Version Number	Date	Changes Made
1.0	2/27/2009	Initial release.
1.1	5/29/2009	Added DNU in Pin List and Pin Definitions.