

Bank Number	Index within I/O Bank (2)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	U19	DQS for X4	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36
CSS			nCE		nCE					R5				
CSS			nCS00		nCS00					W5				
CSS			nCS01		nCS01					N1				
CSS			nCS02		nCS02					L2				
CSS			AS_DATA0,ASDO		AS_DATA0,ASDO					R2				
CSS			AS_DATA1		AS_DATA1					N2				
CSS			AS_DATA2		AS_DATA2					P2				
CSS			AS_DATA3		AS_DATA3					V5				
CSS			DCLK		DCLK					T2				
			ADCGND							F4				
			GND							G10				
			GND							G9				
			GND							J10				
			GND							J9				
			GND							K10				
			GND							K11				
			GND							K9				
			GND							H10				
			GND							A14				
			GND							A18				
			GND							A21				
			GND							A4				
			GND							A9				
			GND							AA10				
			GND							AA15				
			GND							AA18				
			GND							AA19				
			GND							AA20				
			GND							AA5				
			GND							AB12				
			GND							AB2				
			GND							AB20				
			GND							AB21				
			GND							AB22				
			GND							AB7				
			GND							B12				
			GND							B17				
			GND							B18				
			GND							B19				
			GND							B2				
			GND							B20				
			GND							B21				
			GND							B22				
			GND							B7				
			GND							C14				
			GND							C20				
			GND							C4				
			GND							D1				
			GND							D18				
			GND							D20				
			GND							D21				
			GND							D22				
			GND							D6				
			GND							E13				
			GND							E20				
			GND							E3				
			GND							E8				
			GND							F20				
			GND							F21				
			GND							F22				
			GND							F5				
			GND							G12				
			GND							G17				
			GND							G2				
			GND							G20				
			GND							G7				
			GND							H18				
			GND							H19				
			GND							H20				
			GND							H21				
			GND							H22				
			GND							H4				
			GND							H9				
			GND							J11				
			GND							J16				
			GND							J18				
			GND							J6				
			GND							K13				
			GND							K18				
			GND							K21				
			GND							K22				
			GND							K8				
			GND							L10				
			GND							L15				
			GND							L18				
			GND							L20				
			GND							L5				
			GND							M12				
			GND							M18				
			GND							M2				
			GND							M21				
			GND							M22				
			GND							M7				
			GND							N14				
			GND							N18				
			GND							N4				
			GND							N9				
			GND							P1				
			GND							P11				
			GND							P16				
			GND							P18				
			GND							P19				
			GND							P20				
			GND							P21				
			GND							P22				
			GND							P6				
			GND							R13				
			GND							R20				
			GND							R3				
			GND							R8				
			GND							T10				
			GND							T20				
			GND							T21				
			GND							T22				
			GND							T5				
			GND							U17				
			GND							U2				
			GND							U20				
			GND							U7				

Bank Number	Index within I/O Bank (2)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	U19	DQS for X4	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36
			GND							V20				
			GND							V21				
			GND							V22				
			GND							V4				
			GND							W1				
			GND							W11				
			GND							W16				
			GND							W18				
			GND							W19				
			GND							W20				
			GND							Y13				
			GND							Y18				
			GND							Y21				
			GND							Y22				
			GND							Y3				
			GNDSENSE							N9				
			VCC							J12				
			VCC							J13				
			VCC							K15				
			VCC							K16				
			VCC							K6				
			VCC							L11				
			VCC							L12				
			VCC							L13				
			VCC							L14				
			VCC							L16				
			VCC							L6				
			VCC							L7				
			VCC							L8				
			VCC							L9				
			VCC							M10				
			VCC							M14				
			VCC							M15				
			VCC							M16				
			VCC							M6				
			VCC							N10				
			VCC							N11				
			VCC							N12				
			VCC							N13				
			VCC							N16				
			VCC							N6				
			VCC							N7				
			VCC							P10				
			VCC							P13				
			VCC							P15				
			VCC							P7				
			VCC							P8				
			VCC							P9				
			VCC							R11				
			VCC							R12				
			VCC							R15				
			VCC							R16				
			VCC							R6				
			VCC							R7				
			VCCPT							J14				
			VCCPT							J8				
			VCCPT							R14				
			VCCPT							R9				
			DNU							AB17				
			DNU							AB18				
			DNU							R4				
			DNU							T4				
			DNU							P4				
			VCCPGM							T9				
			VCCPGM							U9				
			TEMPDIODEn							E4				
			TEMPDIODEp							E5				
			VCCBAT							T8				
			VCCA_PLL							M11				
			VCCA_PLL							M13				
			VCCIO2A							V9				
			VCCIO2A							W6				
			VCCIO2A							Y8				
			VCCIO2J							T15				
			VCCIO2J							U12				
			VCCIO2J							V14				
			VCCIO2K							D16				
			VCCIO2K							F15				
			VCCIO2K							H14				
			VCCIO2L							C9				
			VCCIO2L							D11				
			VCCIO2L							F10				
			VCCIO3B							J1				
			VCCIO3B							K2				
			VCCIO3B							K3				
2A		VREFB2AN0	VREFB2AN0							T7				
2J		VREFB2JN0	VREFB2JN0							T13				
2K		VREFB2KN0	VREFB2KN0							J15				
2L		VREFB2LN0	VREFB2LN0							F12				
3B		VREFB3BN0	VREFB3BN0							H2				
			VREFP_ADC							F3				
			VREFP_ADC							G3				
			NC							K5				
			NC							J7				
			NC							K7				
			NC							G4				
			NC							J5				
			NC							F6				
			NC							J4				
			NC							K4				
			NC							J3				
			NC							H5				
			NC							G8				
			NC							H7				
			NC							H3				
			NC							G5				
			NC							H6				
			NC							H8				
			NC							G6				
			VCC_GXBL							L19				
			VCCR_GXBL1C							J19				
			VCCR_GXBL1C							J20				
			VCC_T_GXBL1C							N19				
			VCC_T_GXBL1C							N20				
			RREF_BL							AB19				
			RREF_TL							A22				
			VCCERAM							N15				
			VCCERAM							N8				
			VCCLENS							M8				

Bank Number	Index within I/O Bank (2)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	U19	DQS for X4	DQS for X8/X9	DQS for X16/X18	DQS for X32/X36
			VCCP							K12				
			VCCP							K14				
			VCCP							P12				
			VCCP							P14				
			VSIGN_0							D5				
			VSIGN_1							F7				
			VSIGP_0							D4				
			VSIGP_1							E6				

Notes:
 (1) For more information about pin definition and pin connection guidelines, refer to the [Arria 10 GT, GX, and SX Device Family Pin Connection Guidelines](#).
 (2) For more information about the external memory interface schemes of the pins with indices, refer to the [Arria10EMIF.xls](#).
 (3) For more information about the Hard Processor System functions of the corresponding pins, refer to the [Arria10HPS.xls](#).

Table with columns: Bank Number, Index within IO Bank (Z), VREF, Pin Name/Function, Optional Function(s), Configuration Function, HPS Function (3), Non-Dedicated Tx/Rx Channel, Dedicated Tx/Rx Channel, SDR Core Support, F27, DQS for X4, DQS for X8/X9, DQS for X16/X18, DQS for X32/X36. Rows include pins 2J-2A, 3A-3S, CSS, and 4A-4J.

Bank Number	Index within IO Bank (2)	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	HPS Function (3)	Non-Dedicated Tx/Rx Channel	Dedicated Tx/Rx Channel	Soft CDR Support	F29	DQS for X4	DQS for X8X9	DQS for X16X18	DQS for X32X36
2J		VREFB2LND	VREFB2LND							W17				
2K		VREFB2MND	VREFB2MND							E9				
2L		VREFB2LND	VREFB2LND							K16				
3A		VREFB3MND	VREFB3MND							W9				
3B		VREFB3MND	VREFB3MND							U9				
			VREFN_ADC							J10				
			VREFP_ADC							K10				
			NC							G14				
			NC							K11				
			NC							K12				
			NC							F12				
			NC							G16				
			NC							D12				
			NC							J12				
			NC							H12				
			NC							F14				
			NC							G13				
			NC							J15				
			NC							H15				
			NC							F16				
			NC							E12				
			NC							G15				
			NC							K15				
			NC							F13				
			NC							J9				
			NC							K9				
			NC							G9				
			NC							F9				
			NC							L8				
			NC							L9				
			NC							J8				
			NC							H8				
			NC							F7				
			NC							F8				
			NC							F8				
			NC							G8				
			NC							D7				
			NC							G7				
			NC							A7				
			NC							A6				
			NC							E7				
			NC							E6				
			NC							C6				
			NC							C6				
			NC							B6				
			NC							B5				
			NC							G5				
			NC							F1				
			NC							D5				
			NC							E1				
			NC							M9				
			NC							C1				
			NC							R9				
			NC							B1				
			NC							K8				
			NC							H3				
			NC							H8				
			NC							J8				
			NC							G7				
			NC							G3				
			NC							P6				
			NC							F3				
			NC							M7				
			NC							F2				
			NC							L5				
			NC							E2				
			NC							D2				
			NC							C2				
			NC							D3				
			NC							D4				
			NC							A2				
			NC							A3				
			NC							F1				
			NC							E4				
			NC							A4				
			NC							B4				
			NC							B3				
			NC							C3				
			NC							G5				
			NC							G6				
			NC							N5				
			NC							P5				
			NC							M5				
			NC							M6				
			NC							K5				
			NC							J5				
			NC							R6				
			NC							R7				
			NC							N6				
			NC							P7				
			NC							P9				
			NC							P8				
			NC							L7				
			NC							M8				
			NC							K7				
			NC							J7				
			NC							G4				
			NC							H5				
			NC							L1				
			NC							K6				
			NC							N7				
			NC							N8				
			NC							H6				
			NC							H7				
			NC							M22				
			NC							T22				
			NC							V23				
			NC							V24				
			NC							P23				
			NC							P24				
			NC							T23				
			NC							T24				
			NC							M23				
			NC							M24				
			NC							AH25				
			NC							C28				
			NC							R12				
			NC							R17				
			NC							T13				
			NC							N11				
			NC							N17				
			NC							U11				
			NC							U13				
			NC							U16				
			NC							E11				
			NC							G11				
			NC							E10				
			NC							F11				

Notes:
 (1) For more information about pin definition and pin connection guidelines, refer to the [Arria 10, GT, GX, and SX Device Family Pin Connection Guidelines](#).
 (2) For more information about the external memory interface schemes of the pins with indices, refer to the [Arria 10EMIF.xls](#).
 (3) For more information about the Hard Processor System functions of the corresponding pins, refer to the [Arria 10HPS.xls](#).

Version Number	Date	Changes Made
1.0	8/19/2015	Initial release.
1.1	3/24/2017	Rebranded as Intel.