

Sub-Bank	Package Name	Index within I/O Bank	Index within I/O Sub-Bank	DDR4 Scheme 1: Component and DIMM (Supports Supports up to 4 ranks for UDIMM/RDIMM/SO- DIMM/Component)	DDR4 Scheme 1A: Component, LRDIMM and RDIMM (with base component x16Gb x4DQ/DQS group)	DDR4 Scheme 2: Component and DIMM (Supports up to 2 ranks for UDIMM/RDIMM/SO- DIMM/Component). Used for HPS EMIF	DDR4 Scheme 3: Component and DIMM, with 3DS (Support 3DS; Supports ; Supports up to 4 ranks for UDIMM/RDIMM/SO- DIMM/Component)	DDR4 Scheme 3A: Component and DIMM, with 3DS (Support 3DS; Supports ; Supports up to 4 ranks for UDIMM/RDIMM/SO- DIMM/Component)	RLDRAM3 Scheme 1	QDR-IV Scheme 1
Lane 3	LVDSXX 1N	47	11	CK N 1	CK N 1		CK N 1	CK N 1		LBK1 N 0
	LVDSXX 1P	46	10	CK 1	CK 1		CK 1	CK 1		LBK0 N 0
	LVDSXX 2N	45	9	CK N 3						A 24
	LVDSXX 2P	44	8	CK 3	ALERT N					A 23
	LVDSXX 3N	43	7	CK N 2				ALERT N		
	LVDSXX 3P	42	6	CK 2						AP
	LVDSXX 4N	41	5	CKE 3				CS 3		
	LVDSXX 4P	40	4	CKE 2				CS 2		
	LVDSXX 5N	39	3	ODT 3				CKE 3		
	LVDSXX 5P	38	2	ODT 2				CKE 2		
	LVDSXX 6N	37	1	CS N 3				ODT 3		
	LVDSXX 6P	36	0	CS N 2				ODT 2		
Lane 2	LVDSXX 7N	35	11	BG 0	BG 0	BG 0	BG 0	BG 0	BA 2	A 18
	LVDSXX 7P	34	10	BA 1	BA 1	BA 1	BA 1	BA 1	BA 1	A 17
	LVDSXX 8N	33	9	BA 0	BA 0	BA 0	BA 0	BA 0	BA 0	A 16
	LVDSXX 8P	32	8	ALERT N	A 17	ALERT N	ALERT N	A 17	A 17	A 15
	LVDSXX 9N	31	7	A 16	A 16	A 16	A 16	A 16	A 16	PE N
	LVDSXX 9P	30	6	A 15	A 15	A 15	A 15	A 15	A 15	A 14
	LVDSXX 10N	29	5	A 14	A 14	A 14	A 14	A 14	A 14	
	LVDSXX 10P	28	4	A 13	A 13	A 13	A 13	A 13	A 13	
	LVDSXX 11N	27	3	A 12	A 12	A 12	A 12	A 12	A 12	A 13
	LVDSXX 11P	26	2							
	LVDSXX 12N	25	1							
	LVDSXX 12P	24	0							
Lane 1	LVDSXX 13N	23	11	A 11	A 11	A 11	A 11	A 11	A 11	A 12
	LVDSXX 13P	22	10	A 10	A 10	A 10	A 10	A 10	A 10	A 11
	LVDSXX 14N	21	9	A 9	A 9	A 9	A 9	A 9	A 9	A 10
	LVDSXX 14P	20	8	A 8	A 8	A 8	A 8	A 8	A 8	A 9
	LVDSXX 15N	19	7	A 7	A 7	A 7	A 7	A 7	A 7	RESET N 0
	LVDSXX 15P	18	6	A 6	A 6	A 6	A 6	A 6	A 6	A 8
	LVDSXX 16N	17	5	A 5	A 5	A 5	A 5	A 5	A 5	
	LVDSXX 16P	16	4	A 4	A 4	A 4	A 4	A 4	A 4	
	LVDSXX 17N	15	3	A 3	A 3	A 3	A 3	A 3	A 3	A 7
	LVDSXX 17P	14	2	A 2	A 2	A 2	A 2	A 2	A 2	A 6
	LVDSXX 18N	13	1	A 1	A 1	A 1	A 1	A 1	A 1	A 5
	LVDSXX 18P	12	0	A 0	A 0	A 0	A 0	A 0	A 0	A 4
Lane 0	LVDSXX 19N	11	11	PAR 0	PAR 0	PAR 0	PAR 0	PAR 0	PAR 0	REF N 0
	LVDSXX 19P	10	10	CS N 1	CS N 1	CS N 1	CS N 1	CS N 1	CS N 1	A 2
	LVDSXX 20N	9	9	CK N 0	CK N 0	CK N 0	CK N 0	CK N 0	CK N 0	A 1
	LVDSXX 20P	8	8	CK 0	CK 0	CK 0	CK 0	CK 0	CK 0	A 0
	LVDSXX 21N	7	7	CKE 1	CKE 1	CKE 1	CKE 1	CKE 1	CKE 1	WE N 0
	LVDSXX 21P	6	6	CKE 0	CKE 0	CKE 0	CKE 0	CKE 0	CKE 0	A 20
	LVDSXX 22N	5	5	ODT 1	ODT 1	ODT 1	ODT 1	ODT 1	ODT 1	A 19
	LVDSXX 22P	4	4	ODT 0	ODT 0	ODT 0	ODT 0	ODT 0	ODT 0	A 18
	LVDSXX 23N	3	3	ACT N 0	ACT N 0	ACT N 0	ACT N 0	ACT N 0	ACT N 0	CS N 1
	LVDSXX 23P	2	2	CS N 0	CS N 0	CS N 0	CS N 0	CS N 0	CS N 0	LDA N 0
	LVDSXX 24N	1	1	RESET N 0	RESET N 0	RESET N 0	RESET N 0	RESET N 0	RESET N 0	RESET N 0
	LVDSXX 24P	0	0	BG 1	BG 1	BG 1	BG 1	BG 1	BA 3	RWA N 0

Not used by Address/Command pins in this scheme; usable as Data pins. In HPS mode, ECC pins must be placed here.

Not used by Address/Command or Data Pins

RZQ Site
Differential "N-Side" Reference Clock Input Site (LVDS Reference Clock Only)
Single-Ended or Differential "P-Side" PLL Reference Clock Input Site

Date	Version	Changes Made
July 2019	2019.07.17	Initial release.