The EN5395QI and the EN5396QI are 9 A voltage-mode synchronous buck converters operating at a fixed frequency of 5 MHz with internal inductors. The EN5395QI offers 3-pin VID codes to set the output voltage to one of seven pre-programmed voltages, while the EN5396QI offers an adjustable output voltage, set by an external resistor divider. Both devices have a built-in paralleling feature that allows 2 to 4 converters to be paralleled together to increase load current capability up to 36 A. This application note details circuit operation, component selection, performance characteristics and layout considerations to facilitate the design process.

This Applications Note describes the Evaluation board designed specifically to parallel two EN5395/96QI devices. However, paralleling can be extended to 4 devices by adding 2 more devices operating in the Slave mode.

![Figure 1. EN5395QI Paralleling Circuit](image-url)
Circuit Operation

Two typical application circuits are shown in Figures 1 and 2 for paralleling two EN5395QI and EN5396QI devices to deliver 18 A load current. The M/S pin of each device declares which device is Master and which is Slave. Master is the converter with the M/S pin pulled low. The Master provides the PWM signal to a Slave and synchronizes the turn-on and turn-off of the internal P-channel and N-channel MOSFETs in both devices. The Master also sets the output voltage through its VID codes (with the EN5395QI) or its external resistor divider (with the EN5396QI); the soft-start ramp through its soft-start capacitor and provides the POK signal output. The Slave provides the power stage and follows the Master. Many internal control functions in a Slave are disabled. As a result, it is recommended to ground the VS0, VS1, VS2, and VSENSE pins and leave the SS and POK pins open in the EN5395QI Slave. Likewise, it is recommended that the XFB be grounded and the XOV, SS and POK pins left open in the EN5396QI Slave. The POK pin in the Slave will always be low; therefore it must not be connected to the Master's POK. A 1 Ω resistor is added between PVIN and AVIN on each device to provide additional filtering of the on-chip supply for stable operation. Please refer to the EN5395QI and EN5396QI datasheets for details on each converter and device operation.

Figure 1. EN5395QI Paralleling Circuit

Figure 2. EN5396QI Paralleling Circuit
Component Selection

Input and Output Capacitors

The power stage for both Master and Slave should be identical. Two 47 µF, 10 V, X5R or X7R ceramic capacitors in 1210 packages are recommended on each converter's input in order to provide sufficient ripple current capability and capacitance on the input. Each converter's output should have five 22 µF, 10 V, X5R or X7R ceramic capacitors in a 1206 package for best ripple.

Soft-Start Capacitor

A soft-start capacitor on Master is needed to control the soft-start ramp. This capacitor begins to charge when ENABLE and AVIN cross their turn-on thresholds. The typical soft-start time for the output to reach regulation voltage from when $C_{ss}$ begins to charge is given by:

$$t_{SS} = C_{SS} \times 0.075$$

Where the soft-start time $t_{SS}$ is in ms and the soft-start capacitance $C_{SS}$ is in nF. Typically, a capacitor around 15 nF is recommended.

VID Code Setting for EN5395QI Paralleling Circuit

Three VID codes VS2, VS1 and VS0 allow the user to obtain one of the 7 pre-programmed output voltages. A logic low can be obtained by pulling the pin low (to ground). A logic high can be obtained by pulling the pin high (to $V_{IN}$). Table 1 shows a matrix of these pre-programmed voltages.

<table>
<thead>
<tr>
<th>VS2</th>
<th>VS1</th>
<th>VS0</th>
<th>Output Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>3.3 V</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>2.5 V</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>1.8 V</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>1.5 V</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
<td>1.25 V</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>H</td>
<td>1.2 V</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
<td>0.8 V</td>
</tr>
</tbody>
</table>

Resistor Dividers for EN5396QI Paralleling Circuit

Resistor dividers are only needed on Master, as stated earlier. Use a 2 kΩ resistor for the bottom of both dividers. Then the top resistors $R_{XFB,M}$ and $R_{XOV,M}$ in kΩ can be calculated by:

$$R_{XFB-M} = (V_{OUT} - 0.75) / 0.375$$
$$R_{XOV-M} = (V_{OVTH} - 0.9) / 0.45$$
Paralleling Circuit Design

Where $V_{OUT}$ is the output voltage in V and $V_{OVTH}$ is the desired over-voltage threshold in V. 1% or better resistors are typically recommended for these resistor dividers.

**Typical Performance Characteristics**

Circuit of Figure 1, $V_{IN} = 5$ V, $V_{OUT} = 1.2$ V and $T_A = 25$ °C, unless otherwise noted.

Note: Master/Slave current mismatch ratio is defined as $(|I_{MASTER} - I_{SLAVE}|) / (0.5 * I_{LOAD}) * 100 \%$. $X_{XX-M}$ and $X_{XX-S}$ represent the respective Master and Slave voltage or current.

Top to Bottom: $V_{OUT} = 2.5$ V, 1.8 V, 1.5 V, 1.2 V, 0.8 V

Top to Bottom: $V_{OUT} = 3.3$ V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, 0.8 V

Ripple Voltage, $5.5V_{IN}/1.2V_{OUT}$, $I_{OUT}=9$A, $C_{OUT} = 5x22uF$

Ripple Voltage, $3.3V_{IN}/1.2V_{OUT}$, $I_{OUT}=9$A, $C_{OUT} = 5x22uF$

www.altera.com/enpirion
Paralleling Circuit Design

Transient Response: $5V_{IN}/1.2V_{OUT}$, 0-9A, 7A/μS.
$C_{OUT} = 5\times 22\text{μF}$.

Start up waveforms $V_{IN}=5.0V$, $V_{OUT}=1.2V$, $C_{SS}=15nF$,
Ch 1 = $V_{OUT}$, Ch 3 = ENABLE, Ch 4 = POK.

Master/Slave Current Sharing
over Load

Input Voltage (V)
0  2  4  6  8  10  12
0  2  4  6  8  10  12
Mismatch Ratio (%)
0  1  2  3  4  5
Load Current (A)
Top: Slave, Bottom: Master

Master/Slave Current Sharing
over Line at 6 A Load

Current (A)
2.8  3.0  3.2
Input Voltage (V)
2  2.5  3  3.5  4  4.5  5  5.5
3.0  3.1  3.2
Layout Considerations

For best current sharing and EMI performance, special attention needs to be paid to layout.

1. Master and Slave should have identical placements with the same values and numbers of input and output capacitors. The power input, input GND, output, and output GND of Master and Slave devices should be connected together via short PCB traces of identical width and length before connected to the system input and output. The output and output GND connection is especially critical and will affect current sharing to a great extent. The maximum resistance difference in PCB traces between the outputs should be less than 10 mΩ. The maximum difference of the input voltage between any two devices should be less than 50 mV. If the paralleling point cannot be equidistant from all converters, the one closest to the paralleling point should be Master.

2. All Master and Slave devices should have their ENABLE pins tied together and should be operated simultaneously with a fast rising edge of 10 µs or less, to ensure that devices start up at the same time. Startup imbalance could lead to OCP condition in the first device to start up.

3. The PWM pin from the Master device is connected to all Slave device PWM pins. Use short and wide traces to make connections and avoid routing these traces around noisy nodes in the circuit.

4. Master VSENSE pin should be connected to the output for voltage regulation. The VSENSE pin is typically connected to the paralleling point at the output.

5. Each individual converter layout should follow the layout guidelines stated in the EN5395QI and EN5396QI datasheets.

Conclusions

Both the EN5395QI and EN5396QI work well in paralleling circuits to deliver greater load current. Current sharing is excellent, typically within 2%. Stable operation with internal compensation and minimal component count offers compact solutions for higher current applications.

Contact Information

Altera Corporation
101 Innovation Drive
San Jose, CA 95134
Phone: 408-544-7000
www.altera.com