AN 775: I/O Timing Information Generation Guidelines
## Contents

1. AN775: I/O Timing Information Generation Guidelines................................. 3
   1.1. I/O Timing Parameters.................................................................................. 3
   1.2. Setup Requirements..................................................................................... 3
   1.3. I/O Timing Information Generation Flow.................................................. 4
       1.3.1. Create and Synthesize a Simple Flip-flop Design............................... 4
       1.3.2. Define I/O Standard and Pin Location................................................. 5
       1.3.3. Update Timing Netlist and Set Operating Conditions........................... 5
       1.3.4. Determine I/O Timing Information from Datasheet Report................. 6
   1.4. Scripting I/O Timing Information Generation............................................ 7
   1.5. Document Revision History...................................................................... 8
1. AN775: I/O Timing Information Generation Guidelines

This Application Note demonstrates techniques to generate I/O timing information for any given device using the Quartus® Prime software.

I/O timing information is crucial for early analysis during PCB board design stages. Generate timing parameters to help you adjust the timing budget of your design, considering I/O standards and pin placement. The relevant I/O timing information parameters are: input setup time $t_{su}$, input hold time $t_h$, and clock to output delay $t_{co}$.

Generating I/O timing information includes the following steps:
1. Create a simple D flipflop (DFF) design project that targets the device for analysis.
2. Assign the I/O standard and pin location constraints.
3. Run compilation and timing analysis.
4. Determine $t_{su}$, $t_h$, and $t_{co}$ value.

This document provides both GUI and script-based generation examples.

1.1. I/O Timing Parameters

The following are timing parameters relevant for analysis:

<table>
<thead>
<tr>
<th>Table 1. I/O Timing Parameter Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Timing Parameter</strong></td>
</tr>
<tr>
<td>Input setup time ($t_{su}$)</td>
</tr>
<tr>
<td>Input hold time ($t_h$)</td>
</tr>
<tr>
<td>Clock to output delay ($t_{co}$)</td>
</tr>
</tbody>
</table>

1.2. Setup Requirements

This demonstration requires the current version of the Quartus Prime software. The script-based technique is only available on Linux platforms.

*Note:* This document assumes basic familiarity with the Quartus Prime software, the Pin Planner, and the TimeQuest Timing Analyzer.

**Related Information**
- Managing Device I/O Pins
- The TimeQuest Timing Analyzer
1.3. I/O Timing Information Generation Flow

The following diagram shows the I/O timing information generation flow:

**Figure 1. I/O Timing Information Generation Flow**

1.3.1. Create and Synthesize a Simple Flip-flop Design

Create the elements to compute timing parameters:
1. Open or create a new Quartus Prime project.
2. Click **Assignments ➤ Device** and specify the target device.
3. Click **New** and create a **BlockDiagram/Schematic File**.
4. To add components to the schematic, click on the **Symbol Tool**.

**Figure 2. Symbol Button on Schematic Editor**
5. Under Name, type DFF, and click OK. Click in the Block Editor to insert a DFF symbol.
6. Add input, clock, and output pins. Connect pins to the DFF.

**Figure 3.** DFF with Pin Connections

7. Click **Processing ➤ Start ➤ Start Analysis and Synthesis.**

**Related Information**
To Work with Block and Symbol Editor Toolbar Buttons

**1.3.2. Define I/O Standard and Pin Location**

The specific pin location and I/O standard you assign impacts timing parameter values. Follow these steps to assign the constraints:

1. Click **Assignments ➤ Pin Planner.**
2. Assign pin location and I/O standard constraints according to your design specifications.

**Figure 4.** Pin Locations and I/O Standards Assignments in Pin Planner

3. To compile the design, click **Processing ➤ Start Compilation.** The Compiler generates all timing information during processing.

**Related Information**
- I/O Standards Definition
- Managing Device I/O Pins

**1.3.3. Update Timing Netlist and Set Operating Conditions**

Follow these steps to update the timing netlist and set operating conditions following full compilation:
1. Click **Tools ➤ TimeQuest Timing Analyzer**.
2. In the **Task** pane, double-click **Update Timing Netlist**. The timing netlist updates with full compilation timing information that accounts for constraints.

**Figure 5.** Task Pane in TimeQuest Timing Analyzer

3. Under **Set Operating Conditions**, select either **Slow 900 mV 100C Model** or **Fast 900mV 100C Model**.

**Figure 6.** Set Operating Conditions in TimeQuest Timing Analyzer

1.3.4. Determine I/O Timing Information from Datasheet Report

View the Compiler timing reports to determine the timing parameters.

1. Click **Report ➤ Datasheet ➤ Report Datasheet**.
2. Click **OK**.

**Figure 7.** Datasheet Report on TimeQuest Timing Analyzer

The Report pane displays the **Setup Times**, **Hold Times**, and **Clock to Output Times** reports.

3. Click each report to view the **Rise** and **Fall** parameter values.
4. For a conservative approach, select the maximum absolute value.
Example 1. Determining I/O Timing Parameters from Datasheet Report

In the following example Setup Times report, the fall time is greater that the Rise time, therefore $t_{su} = t_{fall}$.

Figure 8. Setup Time Report

In the following example Hold Times report, the absolute value of the fall time is greater that absolute value of the rise time, therefore $t_h = t_{fall}$.

Figure 9. Hold Time Report

In the following example Clock to Output Time report, the absolute value of the fall time is greater that absolute value of the rise time, therefore $t_{co} = t_{fall}$.

Figure 10. Clock to Output Time Report

1.4. Scripting I/O Timing Information Generation

Alternatively, you can create and execute a tcl script to generate I/O timing information. This scripted approach generates tabular I/O timing parameter data for several I/O standards. Download example scripts for a selection of devices from the Intel® FPGA Wiki page.

Note: This method is only available on Linux platforms.

Follow these steps to generate I/O Timing information for an Arria® 10 device reflecting multiple I/O standards:

2. Click the Arria 10 IO Timing Extraction Script link, then click A10_vversion.tgz to download the file.
3. Extract the contents of the file in your computer. Example: tar -zxvf A10_v1p2.tgz. The a10 folder appears.
The a10 directory contains one or more subfolders with names corresponding to device types, such as a10_ax_r4_f40. This is the script for the Arria 10 GX device with 66 transceiver count, package type F40.

5. Change directory to a10/a10_ax_r4_f40/.

6. To run the script, type `quartus_sta –tR a10.tcl`. Wait for completion. The script execution may take 8 hours or more, because each change on I/O standard or pin location requires design recompilation.

After the script completes, locate the .csv file in the current directory. This file contains I/O timing information for all supported I/O standards for the device. Open this file in a text editor to view the parameters.

**Related Information**
- Command Line Scripting
- `::quartus::sta` Tcl package containing the set of functions for obtaining information from the TimeQuest Timing Analyzer.

### 1.5. Document Revision History

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2016.10.31</td>
<td>16.1.0</td>
<td>Initial release of the document.</td>
</tr>
</tbody>
</table>