AN 742: PMBus SmartVID Controller Reference Designs

AN-742
2017-05-08
# Contents

1 PMBus SmartVID Controller Reference Designs ............................................................... 3
   1.1 Adapter Logic ......................................................................................................... 4
   1.2 Supported Modes ................................................................................................ 4
       1.2.1 Multi-Master Mode .................................................................................... 5
   1.3 Commands ............................................................................................................ 5
   1.4 Hardware and Software Requirements ................................................................. 5
   1.5 Running the Designs ............................................................................................ 6
       1.5.1 Running the Design in Hardware ................................................................. 6
       1.5.2 Running the Design in Software ................................................................. 6

2 Document Revision History ............................................................................................ 9
1 PMBus SmartVID Controller Reference Designs

The PMBus* SmartVID Controller reference designs show you how to interface the SmartVID Controller IP core with the Power Management Bus or PMBus control system.

The reference designs demonstrate the following modes: PMBus Master, PMBus Slave, and PMBus Multi-Master.

The PMBus is an open standard protocol that provides a way to communicate with power conversion and other devices. In this reference design, the PMBus system is in accordance to the PMBus Specification revision 1.2.

Figure 1. PMBus SmartVID Controller Reference Design

The PMBus SmartVID Controller reference design consists of both conduit and Avalon Memory-Mapped (Avalon-MM) interfaces.

- The SmartVID Controller IP core and the PMBus controller connect through a conduit signal interface.
- The PMBus controller and the Nios II processor communicate using the Avalon®-MM interface.

Related Links

SmartVID Controller IP Core User Guide

Provides more information about the SmartVID Controller IP core.
1.1 Adapter Logic

The Adapter Logic module accepts the SmartVID outputs, stores them in a control and status register (CSR), and passes on the outputs to the Nios II processor through the Avalon-MM interface.

Figure 2. Adapter Logic Module

Table 1. Configuration Register for Adapter Logic Module

<table>
<thead>
<tr>
<th>Bit</th>
<th>Register</th>
<th>Offset</th>
<th>Direction</th>
<th>Reset Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:18</td>
<td>Reserved</td>
<td>0x4</td>
<td>RO</td>
<td>All 0</td>
<td>Reserved.</td>
</tr>
<tr>
<td>17:8</td>
<td>temp_code</td>
<td>0x3</td>
<td>RO</td>
<td>All 0</td>
<td>Temperature code—indicates the temperature code produced by the Temperature Sensor IP core.</td>
</tr>
<tr>
<td>7</td>
<td>vid_ack</td>
<td>0x2</td>
<td>WO</td>
<td>0</td>
<td>Receives a pulse from your controller when the vid_code signal is sampled and sent to the voltage regulator.</td>
</tr>
<tr>
<td>6:1</td>
<td>vid_code</td>
<td>0x1</td>
<td>RO</td>
<td>Default</td>
<td>Indicates the VID code produced by the SmartVID Controller IP core.</td>
</tr>
<tr>
<td>0</td>
<td>vid_code_avail</td>
<td>0x0</td>
<td>RO</td>
<td>0</td>
<td>Samples the VID code.</td>
</tr>
</tbody>
</table>

1.2 Supported Modes

In a PMBus system, the Intel® Arria® 10 device acts as a PMBus master or a PMBus slave depending on your design choice.
• PMBus Master Mode
  — In this mode, only one PMBus device acts as a master on the bus.
• PMBus Slave Mode
  — In this mode, the PMBus device receives or responds to a command.
• PMBus Multi-Master Mode
  — In this mode, multiple masters drive the bus.

**Related Links**

PMBus Control System
Provides more information about the supporting modes.

### 1.2.1 Multi-Master Mode

When multiple devices start to communicate at the same time, the device writing the most zeros to the bus or the slowest device wins the arbitration. The other devices immediately discontinue any operation on the bus.

When there is an ongoing bus communication, all devices must detect the communication and not interrupt it. The devices must wait for a stop condition to appear before starting communication to the bus.

In this mode, all masters must be multi masters in a multi-master system. Single-master systems may not understand the arbitration and busy detection mechanisms causing unpredictable results.

### 1.3 Commands

The reference design supports the command language stated in the *PMBus Specification revision 1.2*.

**Table 2. PMBus SmartVID Controller Reference Design Commands**

<table>
<thead>
<tr>
<th>Command Code</th>
<th>Command Name</th>
<th>Transaction Type (Writing Data)</th>
<th>Transaction Type (Reading Data)</th>
<th>Number of Data Bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td>20'h</td>
<td>VOUT_MODE</td>
<td>Write Byte</td>
<td>Read Byte</td>
<td>1</td>
</tr>
<tr>
<td>21'h</td>
<td>VOUT_COMMAND</td>
<td>Write Word</td>
<td>Read Word</td>
<td>2</td>
</tr>
<tr>
<td>78'h</td>
<td>STATUS_BYTE</td>
<td>Write Byte</td>
<td>Read Byte</td>
<td>1</td>
</tr>
<tr>
<td>79'h</td>
<td>STATUS_WORD</td>
<td>Write Word</td>
<td>Read Word</td>
<td>2</td>
</tr>
<tr>
<td>8D'h</td>
<td>READ_TEMPERATURE_1</td>
<td>N/A</td>
<td>Read Word</td>
<td>2</td>
</tr>
<tr>
<td>03'h</td>
<td>CLEAR_FAULTS</td>
<td>Send Byte</td>
<td>N/A</td>
<td>0</td>
</tr>
</tbody>
</table>

### 1.4 Hardware and Software Requirements

The reference designs require the following hardware and software.
• SmartVID Controller IP core
• Temperature Sensor IP core
• Intel Quartus® Prime software version 15.1

1.5 Running the Designs

To run the designs, download the provided zip files.

You can obtain the PMBus SmartVID Controller reference designs from the following zip files:
• Master Mode design
• Slave Mode design
• Multi-Master design

The zip files contain all the files necessary to demonstrate the three different modes. Unzip the files in the working directory you designate for this project.

1.5.1 Running the Design in Hardware

To run the reference design in hardware, follow these steps:

1. Open the project file in the unzipped folder using the Quartus Prime software.
2. Compile the design. On the Processing menu, click Start Compilation.
3. Download the generated SRAM Object File (.sof) when compilation completes.

1.5.2 Running the Design in Software

To run the reference designs in software, follow these steps:

1. Launch Nios II Software Build Tools (SBT) for Eclipse.
2. Import the project files from the software folder.
   a. In the Nios II SBT for Eclipse window, open File ➤ Import ➤ Nios II Software Build Tools Project ➤ Import Nios II Software Build Tools Project.
   b. Select the required files.
3. Regenerate the Board Support Package (BSP).
   a. Right click `<file_name>_bsp` ➤ Nios II ➤ Generate BSP.

4. Open the following files in the Nios II command shell.
   a. Master Mode
      — a10_pmbus
      — a10_pmbus_bsp
   b. Slave Mode
      — a10_pmbus_master_slave0
      — a10_pmbusmaster_slave0_bsp
      — a10_pmbusmaster_slave1
      — a10_pmbusmaster_slave1_bsp
   c. Multi-Master Mode
      — a10_pmbus_multimaster0
      — a10_pmbus_multimaster0_bsp
      — a10_pmbus_multimaster1
      — a10_pmbus_multimaster1_bsp

5. Open the downloaded `.sof` and program the software.
   a. In the Nios command shell, type the following:
• Master Mode
  
  — a10_pmbus:
  
  nios2-download -g a10_pmbus.elf && nios2-terminal

• Slave Mode
  
  — a10_pmbus_slave0:
  
  nios2-download -g a10_pmbus_slave0.elf -i 0 && nios2-terminal -i 0

  — a10_pmbus_slave1:
  
  nios2-download -g a10_pmbus_slave1.elf -i 1 && nios2-terminal -i 1

• Multi-Master Mode
  
  — a10_pmbus_multimaster0:
  
  nios2-download -g a10_pmbus_multimaster0.elf -i 0 && nios2-terminal -i 0

  — a10_pmbus_multimaster1:
  
  nios2-download -g a10_pmbus_multimaster1.elf -i 1 && nios2-terminal -i 1
The table shows the revision history for this application note.

Table 3. **Document Revision History**

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>May 2017</td>
<td>2017.05.08</td>
<td>• Corrected typo: Slaver mode to Slave mode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Rebranded as Intel.</td>
</tr>
<tr>
<td>November 2015</td>
<td>2015.11.02</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>