Implementing Bus LVDS Interface in Supported Intel® FPGA Device Families

Bus LVDS (BLVDS) extends the capability of LVDS point-to-point communication to multipoint configuration. Multipoint BLVDS offers an efficient solution for multipoint backplane applications.

Table 1. BLVDS Implementation Support in Intel FPGA Devices

You can implement BLVDS interfaces in these Intel devices using the listed I/O standards.

<table>
<thead>
<tr>
<th>Series</th>
<th>Family</th>
<th>I/O Standard</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stratix®</td>
<td>Intel Stratix 10</td>
<td>• Differential SSTL-18 Class I</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Differential SSTL-18 Class II</td>
</tr>
<tr>
<td></td>
<td>Stratix V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Stratix IV</td>
<td>• Differential SSTL-2 Class I</td>
</tr>
<tr>
<td></td>
<td>Stratix III</td>
<td>• Differential SSTL-2 Class II</td>
</tr>
<tr>
<td>Arria®</td>
<td>Intel Arria 10</td>
<td>• Differential SSTL-18 Class I</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Differential SSTL-18 Class II</td>
</tr>
<tr>
<td></td>
<td>Arria V</td>
<td>• Differential SSTL-2 Class I</td>
</tr>
<tr>
<td></td>
<td>Arria II</td>
<td>• Differential SSTL-2 Class II</td>
</tr>
<tr>
<td>Cyclone®</td>
<td>Intel Cyclone 10 GX</td>
<td>• Differential SSTL-18 Class I</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Differential SSTL-18 Class II</td>
</tr>
<tr>
<td></td>
<td>Intel Cyclone 10 LP</td>
<td>BLVDS</td>
</tr>
<tr>
<td></td>
<td>Cyclone V</td>
<td>• Differential SSTL-2 Class I</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Differential SSTL-2 Class II</td>
</tr>
<tr>
<td></td>
<td>Cyclone IV</td>
<td>BLVDS</td>
</tr>
<tr>
<td></td>
<td>Cyclone III LS</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Cyclone III</td>
<td></td>
</tr>
<tr>
<td>MAX®</td>
<td>Intel MAX 10</td>
<td>BLVDS</td>
</tr>
</tbody>
</table>

*Note: The programmable drive strength and slew rate features in these devices allow you to customize your multipoint system for maximum performance. To determine the maximum data rate supported, perform a simulation or measurement based on your specific system setup and application.*

BLVDS Overview on page 4
BLVDS Technology in Intel Devices on page 6
BLVDS Power Consumption on page 9
BLVDS Design Example on page 10
BLVDS Overview

Typical multipoint BLVDS system consists of a number of transmitter and receiver pairs (transceivers) that are connected to the bus.

Figure 1. Multipoint BLVDS

The configuration in the preceding figure provides bidirectional half-duplex communication while minimizing interconnect density. Any transceiver can assume the role of a transmitter, with the remaining transceivers acting as receivers (only one transmitter can be active at a time). Bus traffic control, either through a protocol or hardware solution is typically required to avoid driver contention on the bus. The performance of a multipoint BLVDS is greatly affected by the capacitive loading and termination on the bus.

Design Considerations

A good multipoint design must consider the capacitive load and termination on the bus to obtain better signal integrity. You can minimize the load capacitance by selecting a transceiver with low pin capacitance, connector with low capacitance, and keeping the stub length short.

One of the multipoint BLVDS design consideration is the effective differential impedance of a fully loaded bus, referred to as effective impedance, and the propagation delay through the bus.

Other multipoint BLVDS design considerations include fail-safe biasing, connector type and pin-out, PCB bus trace layout, and driver edge rate specifications.

Effective Impedance

The effective impedance depends on the bus trace characteristic impedance $Z_0$ and capacitive loading on the bus. The connectors, the stub on the plug-in card, the packaging, and the receiver input capacitance all contribute to capacitive loading, which reduces the bus effective impedance.
Equation 1. Effective Differential Impedance Equation

Use this equation to approximate the effective differential impedance of the loaded bus ($Z_{\text{eff}}$).

$$Z_{\text{eff}} = Z_{\text{diff}} \times \sqrt{\frac{C_o}{C_o + N C_L H}} = Z_{\text{diff}} \times \sqrt{\frac{C_o}{C_o + C_d}}$$

Where:
- $Z_{\text{diff}}$ (Ω) ≈ 2 × $Z_o$ = the differential characteristic impedance of the bus
- $C_o$ (pF/inch) = characteristic capacitance per unit length of the bus
- $C_L$ (pF) = capacitance of each load
- $N$ = number of loads on the bus
- $H$ (inch) = $d \times N$ = total length of the bus
- $d$ (inch) = spacing between each plug-in card
- $C_d$ (pF/inch) = $C_L/d$ = distributed capacitance per unit length across the bus

The increment in load capacitance or closer spacing between the plug-in cards reduces the effective impedance. To optimize the system performance, it is important to select a low capacitance transceiver and connector. Keep each receiver stub length between the connector and transceiver I/O pin as short as possible.

Figure 2. Normalized Effective Impedance Versus $C_d/C_o$

This figure shows the effects of distributed capacitance on normalized effective impedance.
Termination is required at each end of the bus, while the data flows in both directions. To reduce reflection and ringing on the bus, you must match the termination resistor to the effective impedance. For a system with \( C_d/C_o = 3 \), the effective impedance is 0.5 times of \( Z_{\text{diff}} \). With double terminations on the bus, the driver sees an equivalent load of 0.25 times of \( Z_{\text{diff}} \), and thus reduces the signals swing and differential noise margin across the receiver inputs (if standard LVDS driver is used). The BLVDS driver addresses this issue by increasing the drive current to achieve similar voltage swing at the receiver inputs.

**Propagation Delay**

The propagation delay \( t_{PD} = Z_0 \times C_o \) is the time delay through the transmission line per unit length. It depends on the characteristic impedance and characteristic capacitance of the bus.

**Figure 3. Effective Propagation Delay**

For a loaded bus, you can calculate the effective propagation delay with this equation. You can calculate the time for the signal to propagate from driver A to receiver B as the \( t_{PD_{\text{DEFF}}} \times \) length of line between driver A and receiver B.

\[
t_{PD_{\text{DEFF}}} = t_{PD} \times \sqrt{1 + \frac{C_d}{C_o}}
\]

**BLVDS Technology in Intel Devices**

In supported Intel devices, the BLVDS interface is supported in any row or column I/O banks that are powered by a \( V_{\text{CCIO}} \) of 1.8 V (Intel Arria 10 and Intel Cyclone 10 GX devices) or 2.5 V (other supported devices). In these I/O banks, the interface is supported on the differential I/O pins but not on the dedicated clock input or clock output pins. However, in Intel Arria 10 and Intel Cyclone 10 GX devices, the BLVDS interface is supported on dedicated clock pins that are used as general I/Os.

- The BLVDS transmitter uses two single-ended output buffers with the second output buffer programmed as inverted.
- The BLVDS receiver uses a dedicated LVDS input buffer.

**Figure 4. BLVDS I/O Buffers in the Supported Devices**
Use different input or output buffers depending on the application type:

- Multidrop application—use the input or output buffer depending on whether the device is intended for driver or receiver operation.
- Multipoint application—the output buffer and input buffer shares the same I/O pins. You require an output enable (oe) signal to tri-state the LVDS output buffer when it is not sending signals.
  - Do not enable the on-chip series termination (Rs OCT) for the output buffer.
  - Use external resistors at the output buffers to provide impedance matching to the stub on the plug-in card.
  - Do not enable the on-chip differential termination (Rd OCT) for the differential input buffer because the bus termination is usually implemented using the external termination resistors at both ends of the bus.

### I/O Standards for BLVDS Interface in Intel FPGA Devices

You can implement the BLVDS interface using the relevant I/O standards and current strength requirements for the supported Intel devices.

**Table 2. I/O Standard and Features Support for the BLVDS Interface in Supported Intel Devices**

<table>
<thead>
<tr>
<th>Devices</th>
<th>Pin</th>
<th>I/O Standard</th>
<th>$V_{ccio}$ (V)</th>
<th>Current Strength Option</th>
<th>Slew Rate</th>
<th>Intel Quartus® Prime Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Column I/O</td>
<td>Row I/O</td>
<td>Option Setting</td>
</tr>
<tr>
<td>Intel Stratix 10</td>
<td>LVDS</td>
<td>Differential SSTL-18 Class I</td>
<td>1.8</td>
<td>8, 6, 4</td>
<td>—</td>
<td>Slow</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Differential SSTL-18 Class II</td>
<td>1.8</td>
<td>8</td>
<td>—</td>
<td>Slow</td>
</tr>
<tr>
<td>Intel Cyclone 10 LP</td>
<td>DIFFIO</td>
<td>BLVDS</td>
<td>2.5</td>
<td>8, 12 (default), 16</td>
<td>8, 12 (default), 16</td>
<td>Slow</td>
</tr>
<tr>
<td>Cyclone IV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Medium</td>
</tr>
<tr>
<td>Cyclone III</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Fast (default)</td>
</tr>
<tr>
<td>Stratix IV</td>
<td>DIFFIO_RX</td>
<td>Differential SSTL-2 Class I</td>
<td>2.5</td>
<td>8, 10, 12</td>
<td>8, 12</td>
<td>Slow</td>
</tr>
<tr>
<td>Stratix III</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Medium</td>
</tr>
<tr>
<td>Arria II</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Medium fast</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Fast (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Differential SSTL-2 Class II</td>
<td>2.5</td>
<td>16</td>
<td>16</td>
<td>Slow</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Medium</td>
</tr>
</tbody>
</table>

(1) DIFFIO_TX pin does not support true LVDS differential receivers.
<table>
<thead>
<tr>
<th>Devices</th>
<th>Pin</th>
<th>I/O Standard</th>
<th>$V_{CCIO}$ (V)</th>
<th>Current Strength</th>
<th>Slew Rate</th>
<th>Intel Quartus® Prime Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Option Setting</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Column I/O</td>
<td>Row I/O</td>
<td></td>
</tr>
<tr>
<td>Stratix V</td>
<td>DIFFIO_RX</td>
<td>Differential SSTL-2</td>
<td>2.5</td>
<td>8, 10, 12</td>
<td>Slow</td>
<td>0</td>
</tr>
<tr>
<td>Arria V</td>
<td></td>
<td>Class I</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cyclone V</td>
<td></td>
<td></td>
<td>2.5</td>
<td>8, 12</td>
<td>Medium</td>
<td>2</td>
</tr>
<tr>
<td>Intel Arria 10</td>
<td></td>
<td>Differential SSTL-18</td>
<td>1.8</td>
<td>8, 12</td>
<td>Slow</td>
<td>0</td>
</tr>
<tr>
<td>Intel Cyclone 10</td>
<td></td>
<td>Class I</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Intel MAX 10</td>
<td></td>
<td>Differential SSTL-18</td>
<td>1.8</td>
<td>8, 12</td>
<td>Slow</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Class II</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2.5</td>
<td>8, 12</td>
<td>Slow</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2.5</td>
<td>8, 12</td>
<td>Slow</td>
<td>0</td>
</tr>
<tr>
<td>For more information, refer to the respective device documentation as listed in the related information section:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>• For pin assignments information, refer to the device pin-out files.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>• For the I/O standards features, refer to the device handbook I/O chapter.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>• For the electrical specifications, refer to the device datasheet or DC and switching characteristics document.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Related Information**

- Intel Stratix 10 Pin-Out Files
- Stratix V Pin-Out Files
- Stratix IV Pin-Out Files
- Stratix III Device Pin-Out Files
- Intel Arria 10 Device Pin-Out Files
- Arria V Device Pin-Out Files
- Arria II GX Device Pin-Out Files
- Intel Cyclone 10 GX Device Pin-Out Files
- Intel Cyclone 10 LP Device Pin-Out Files
- Cyclone V Device Pin-Out Files
- Cyclone IV Device Pin-Out Files
- Cyclone III Device Pin-Out Files
- Intel MAX 10 Device Pin-Out Files
- Intel Stratix 10 General Purpose I/O User Guide
BLVDS Power Consumption

In comparison to other high-performance bus technologies such as Gunning Transceiver Logic (GTL), which uses more than 40 mA, BLVDS typically drives out current in the range of 10 mA. For example, based on the Cyclone III Early Power Estimator (EPE) estimation for typical power characteristics of Cyclone III devices in an ambient temperature of 25° C, the average power consumption of a BLVDS bidirectional buffer at a data rate of 50 MHz and an output enabled 50% of the time is approximately 17 mW.
Before implementing your design into the device, use the Excel-based EPE for the supported device you use to get an estimated magnitude of the BLVDS I/O power consumption.

For input and bidirectional pins, the BLVDS input buffer is always enabled. The BLVDS input buffer consumes power if there is switching activity on the bus (for example, other transceivers are sending and receiving data, but the Cyclone III device is not the intended recipient).

If you use BLVDS as an input buffer in multidrop or as a bidirectional buffer in multipoint applications, Intel recommends entering a toggle rate that includes all activities on the bus, not just activities intended for the Intel device BLVDS input buffer.

Figure 5. Example of BLVDS I/O Data Entry in the EPE

This figure shows the BLVDS I/O entry in the Cyclone III EPE. For I/O standards to select in the EPE of other supported Intel devices, refer to the related information.

<table>
<thead>
<tr>
<th>I/O Standard</th>
<th>Current Strength</th>
<th>Output Termination</th>
<th>Data Rate</th>
<th>Clock freq.</th>
<th>Pin Output</th>
<th>DC %</th>
<th>LF %</th>
<th>Thermal Power (W)</th>
<th>Supply Current (A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.5 V</td>
<td>mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Intel recommends that you use the Intel Quartus Prime Power Analyzer Tool to perform an accurate BLVDS I/O power analysis after you complete your design. The Power Analyzer Tool estimates power based on the specifics of the design after place- and-route is completed. The Power Analyzer Tool applies a combination of user-entered, simulation-derived, and estimated signal activities which, combined with the detailed circuit models, yields very accurate power estimates.

Related Information


- Early Power Estimators (EPE) and Power Analyzer page
  Provides more information about the EPE and the Intel Quartus Prime Power Analyzer tool.

- Implementing Bus LVDS Interface in Supported Intel FPGA Device Families on page 3
  Lists the I/O standards to select in the EPE to estimate the BLVDS power consumption.

BLVDS Design Example

The design example shows you how to instantiate the BLVDS I/O buffer in the supported devices with the relevant general purpose I/O (GPIO) IP cores in the Intel Quartus Prime software.
• Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 GX devices—use the GPIO Intel FPGA IP core.
• Intel MAX 10 devices—use the GPIO Lite Intel FPGA IP core.
• All other supported devices—use the ALTIOBUF IP core.

You can download the design example from the link in the related information.

For the BLVDS I/O buffer instance, Intel recommends the following items:
• Implement the GPIO IP core in bidirectional mode with the differential mode turned on.
• Assign the I/O standard to the bidirectional pins:
  — BLVDS—Intel Cyclone 10 LP, Cyclone IV, Cyclone III, and Intel MAX 10 devices.
  — Differential SSTL-18 Class I or Class II—Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 GX devices.

Table 3. Input or Output Buffers Operation During Write and Read Operations

<table>
<thead>
<tr>
<th>Write Operation (BLVDS I/O Buffer)</th>
<th>Read Operation (Differential Input Buffer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Receive a serial data stream from the FPGA core through the doutp input port</td>
<td>• Receive the data from the bus through the p and n bidirectional pins</td>
</tr>
<tr>
<td>• Create an inverted version of the data</td>
<td>• Sends the serial data to the FPGA core through the din port</td>
</tr>
<tr>
<td>• Transmit the data through the two single-ended output buffers connected to the p and n bidirectional pins</td>
<td></td>
</tr>
</tbody>
</table>

• The oe port receives the oe signal from the device core to enable or disable the single-ended output buffers.
• Keep the oe signal low to tri-state the output buffers during read operation.
• The function of the AND gate is to stop the transmitted signal from going back into the device core. The differential input buffer is always enabled.

Related Information
• I/O Buffer (ALTIOBUF) IP Core User Guide
• GPIO IP Core User Guide
• Intel MAX 10 I/O Implementation Guides
• Introduction to Intel FPGA IP Cores
• Design Examples for AN 522
  Provides the Intel Quartus Prime design examples used in this application note.

Design Example Guidelines for Intel Stratix 10 Devices

These steps are applicable to Intel Stratix 10 devices only. Ensure that you use the GPIO Intel FPGA IP core.

1. Create a GPIO Intel FPGA IP core that can support a bidirectional input and output buffer:
   a. Instantiate the GPIO Intel FPGA IP core.
b. In **Data Direction**, select **Bidir**.

c. In **Data width**, enter **1**.

d. Turn on **Use differential buffer**.

e. In **Register mode**, select **none**.

2. Connect the modules and the input and output ports as shown in the following figure:

**Figure 6. Input and Output Ports Connection Example for Intel Stratix 10 Devices**

3. In the Assignment Editor, assign the relevant I/O standard as shown in the following figure. You can also set the current strength and slew rate options. Otherwise, the Intel Quartus Prime software assumes the default settings.

**Figure 7. BLVDS I/O Assignment in the Intel Quartus Prime Assignment Editor for Intel Stratix 10 Devices**


**Related Information**

- **ModelSim - Intel FPGA Edition Software Support**
  Provides more information about the ModelSim - Intel FPGA Edition software and contains various links to topics such as installation, usage, and troubleshooting.

- **I/O Standards for BLVDS Interface in Intel FPGA Devices** on page 7
  Lists the pins and I/O standards you can manually assign in the supported Intel FPGA devices for BLVDS applications.

- **Design Examples for AN 522**
  Provides the Intel Quartus Prime design examples used in this application note.
Design Example Guidelines for Intel Arria 10 Devices

These steps are applicable to Intel Arria 10 devices using Intel Quartus Prime Standard Edition only. Ensure that you use the GPIO Intel FPGA IP core.

1. Open the StratixV_blvds.qar file to import the Stratix V design example into the Intel Quartus Prime Standard Edition software.

2. Migrate the design example to use the GPIO Intel FPGA IP core:
   a. On the menu, select Project ➤ Upgrade IP Components.
   b. Double click the "ALIOBUF" entity.
   c. Turn off Match project/default.
   d. In Currently selected device family, select Arria 10.
   e. Click Finish and then click Finish again.
   f. In the dialog box that appears, click OK.

3. Configure the GPIO Intel FPGA IP core to support a bidirectional input and output buffer:
   a. In Data Direction, select Bidir.
   b. In Data width, enter 1.
   c. Turn on Use differential buffer.
   d. Click Finish and generate the IP core.

4. Connect the modules and the input and output ports as shown in the following figure:

![Input and Output Ports Connection Example for Intel Arria 10 Devices](image)

5. In the Assignment Editor, assign the relevant I/O standard as shown in the following figure. You can also set the current strength and slew rate options. Otherwise, the Intel Quartus Prime Standard Edition software assumes the default settings for Intel Arria 10 devices—Differential SSTL-18 Class I or Class II I/O standard.
Figure 9. BLVDS I/O Assignment in the Intel Quartus Prime Assignment Editor for Intel Arria 10 Devices

<table>
<thead>
<tr>
<th>From</th>
<th>To</th>
<th>Assignment Name</th>
<th>Value</th>
<th>Enabled</th>
</tr>
</thead>
<tbody>
<tr>
<td>p</td>
<td>I/O Standard</td>
<td>Differential 1.8 V SSTL</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>n</td>
<td>I/O Standard</td>
<td>Differential 1.8 V SSTL</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>p</td>
<td>Current Strength</td>
<td>CMOS</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>n</td>
<td>Current Strength</td>
<td>CMOS</td>
<td>Yes</td>
<td></td>
</tr>
</tbody>
</table>

Note: For Intel Arria 10 devices, you can manually assign both the p and n pin locations for LVDS pins with the Assignment Editor.


Related Information
- ModelSim - Intel FPGA Edition Software Support
  Provides more information about the ModelSim - Intel FPGA Edition software and contains various links to topics such as installation, usage, and troubleshooting.
- I/O Standards for BLVDS Interface in Intel FPGA Devices on page 7
  Lists the pins and I/O standards you can manually assign in the supported Intel FPGA devices for BLVDS applications.
- Design Examples for AN 522
  Provides the Intel Quartus Prime design examples used in this application note.

Design Example Guidelines for Intel MAX 10 Devices

These steps are applicable to Intel MAX 10 devices only. Ensure that you use the GPIO Lite Intel FPGA IP core.

1. Create an GPIO Lite Intel FPGA IP core that can support a bidirectional input and output buffer:
   a. Instantiate the GPIO Lite Intel FPGA IP core.
   b. In Data Direction, select Bidir.
   c. In Data width, enter 1.
   d. Turn on Use pseudo differential buffer.
   e. In Register mode, select Bypass.

2. Connect the modules and the input and output ports as shown in the following figure:
3. In the Assignment Editor, assign the relevant I/O standard as shown in the following figure. You can also set the current strength and slew rate options. Otherwise, the Intel Quartus Prime software assumes the default settings.

Figure 10. Input and Output Ports Connection Example for Intel MAX 10 Devices

Figure 11. BLVDS I/O Assignment in the Intel Quartus Prime Assignment Editor for Intel MAX 10 Devices

<table>
<thead>
<tr>
<th>From</th>
<th>To</th>
<th>Assignment Name</th>
<th>Value</th>
<th>Enabled</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>p</td>
<td>I/O Standard</td>
<td>Bus LVDS</td>
<td>Yes</td>
</tr>
<tr>
<td>10</td>
<td>p</td>
<td>Slew Rate</td>
<td>2</td>
<td>Yes</td>
</tr>
<tr>
<td>10</td>
<td>p</td>
<td>Current Strength</td>
<td>8mA</td>
<td>Yes</td>
</tr>
<tr>
<td>10</td>
<td>n</td>
<td>I/O Standard</td>
<td>Bus LVDS</td>
<td>Yes</td>
</tr>
<tr>
<td>10</td>
<td>n</td>
<td>Slew Rate</td>
<td>2</td>
<td>Yes</td>
</tr>
<tr>
<td>10</td>
<td>n</td>
<td>Current Strength</td>
<td>8mA</td>
<td>Yes</td>
</tr>
</tbody>
</table>


Related Information

- ModelSim - Intel FPGA Edition Software Support
  Provides more information about the ModelSim - Intel FPGA Edition software and contains various links to topics such as installation, usage, and troubleshooting.

- I/O Standards for BLVDS Interface in Intel FPGA Devices on page 7
  Lists the pins and I/O standards you can manually assign in the supported Intel FPGA devices for BLVDS applications.

- Design Examples for AN 522
  Provides the Intel Quartus Prime design examples used in this application note.
Design Example Guidelines for All Supported Devices Except Intel Arria 10, Intel Cyclone 10 GX, and Intel MAX 10

These steps are applicable to all supported devices except Intel Arria 10, Intel Cyclone 10 GX, and Intel MAX 10. Ensure that you use the ALTIOBUF IP core.

1. Create an ALTIOBUF IP core that can support a bidirectional input and output buffer:
   a. Instantiate the ALTIOBUF IP core.
   b. Configure the module as a bidirectional buffer.
   c. In what is the number of buffers to be instantiated, enter 1.
   d. Turn on Use differential mode.

2. Connect the modules and the input and output ports as shown in the following figure:

   Figure 12. Input and Output Ports Connection Example for All Supported Devices Except Intel Arria 10, Intel Cyclone 10 GX, and Intel MAX 10 Devices

3. In the Assignment Editor, assign the relevant I/O standard as shown in the following figure according to your device. You can also set the current strength and slew rate options. Otherwise, the Intel Quartus Prime software assumes the default settings.
   - Intel Cyclone 10 LP, Cyclone IV, Cyclone III, and Cyclone III LS devices—BLVDS I/O standard to the bidirectional p and n pins as shown in the following figure.

   Figure 13. BLVDS I/O Assignment in the Intel Quartus Prime Assignment Editor
Note: You can manually assign both the P and N pin locations for each supported device with the Assignment Editor. For the supported devices and the pins you can manually assign, refer to the related information.


**Figure 14. Example of Functional Simulation Results**

When the oe signal is asserted, the BLVDS is in write operation mode. When the oe signal is deasserted, the BLVDS is in read operation mode.

Note: For simulation using Verilog HDL, you can use the blvds_tb.v testbench, which is included in the respective design example.

**Related Information**

- **ModelSim - Intel FPGA Edition Software Support**
  Provides more information about the ModelSim - Intel FPGA Edition software and contains various links to topics such as installation, usage, and troubleshooting.

- **I/O Standards for BLVDS Interface in Intel FPGA Devices** on page 7
  Lists the pins and I/O standards you can manually assign in the supported Intel FPGA devices for BLVDS applications.

- **Design Examples for AN 522**
  Provides the Intel Quartus Prime design examples used in this application note.

**Performance Analysis**

The multipoint BLVDS performance analysis demonstrates the impact of the bus termination, loading, driver and receiver characteristics, and the location of the receiver from the driver on the system.

You can use the included BLVDS design examples to analyze the performance of a multipoint application:

- **Cyclone III BLVDS design example**—this design example is applicable to all supported Stratix, Arria, and Cyclone device series. For Intel Arria 10 or Intel Cyclone 10 GX device family, you need to migrate the design example to the respective device family first before you can use it.

- **Intel MAX 10 BLVDS design example**—this design example is applicable to Intel MAX 10 device family.

- **Intel Stratix 10 BLVDS design example**—this design example is applicable to Intel Stratix 10 device family.
Note: The performance analysis of a multipoint BLVDS in this section is based on the Cyclone III BLVDS input/output buffer information specification (IBIS) model simulation in HyperLynx®.

Intel recommends that you use these Intel IBIS models for simulation:
- Stratix III, Stratix IV, and Stratix V devices—device-specific Differential SSTL-2 IBIS model
- Intel Stratix 10, Intel Arria 10 and Intel Cyclone 10 GX devices:
  - Output buffer—Differential SSTL-18 IBIS model
  - Input buffer—LVDS IBIS model

Related Information
- Intel FPGA IBIS Model page
  Provides downloads of Intel FPGA device models.
- Design Examples for AN 522
  Provides the Intel Quartus Prime design examples used in this application note.

System Setup

Figure 15. Multipoint BLVDS with Cyclone III BLVDS Transceivers
This figure shows the schematic of a multipoint topology with ten Cyclone III BLVDS transceivers (named U1 to U10).

The bus transmission line is assumed to have the following characteristics:
- A stripline
- Characteristic impedance of 50 Ω
- Characteristic capacitance of 3.6 pF per inch
- Length of 10 inches

(2) The Intel Arria 10 IBIS models are preliminary and are not available on the Intel IBIS model web page. If you require these preliminary Intel Arria 10 IBIS models, contact Intel.
• Bus differential characteristic impedance of approximately 100 Ω
• Spacing between each transceiver of 1 inch
• Bus terminated at both ends with termination resistor $R_T$

In the example shown in the preceding figure, the fail-safe biasing resistors of 130 kΩ and 100 kΩ pulls the bus to a known state when all the drivers are tri-stated, removed, or powered off.

To prevent excessive loading to the driver and waveform distortion, the magnitude of the fail-safe resistors must be one or two orders higher than $R_T$. To prevent a large common-mode shift from occurring between the active and tri-state bus conditions, the mid-point of the fail-safe bias must be close to the offset voltage of the driver (+1.25 V). You can power up the bus with the common power supplies ($V_{CC}$).

Cyclone III, Cyclone IV, and Intel Cyclone 10 LP BLVDS transceivers are assumed to have the following characteristics:
• Default drive strength of 12 mA
• Slow slew rate settings by default
• Pin capacitance of each transceiver of 6 pF
• Stub on each BLVDS transceiver is a 1-inch microstrip of characteristic impedance of 50 Ω and characteristic capacitance of 3 pF per inch
• Capacitance of the connection (connector, pad, and via in PCB) of each transceiver to the bus is assumed to be 2 pF
• Total capacitance of each load is approximately 11 pF

For 1-inch load spacing, the distributed capacitance is equal to 11 pF per inch. To reduce reflection caused by the stubs, and also to attenuate the signals coming out of the driver, an impedance matching 50 Ω resistor $R_S$ is placed at the output of each transceiver.

### Bus Termination

The effective impedance of the fully loaded bus is 52 Ω if you substitute the bus characteristic capacitance and the distributed capacitance per unit length of the setup into the effective differential impedance equation. For optimum signal integrity, you must match $R_T$ to 52 Ω.

The following figures show the effects of matched-, under-, and over-termination on the differential waveform ($V_{ID}$) at the receiver input pins. The data rate is 100 Mbps. In these figures, under-termination ($R_T = 25$ Ω) results in reflections and significantly reduction of the noise margin. In some cases, under termination even violates the receiver threshold ($V_{TH} = ±100$ mV). When $R_T$ is changed to 50 Ω, there is a substantial noise margin with respect to $V_{TH}$ and the reflection is negligible.
**Figure 16. Effect of Bus Termination (Driver in U1, Receiver in U2)**

In this figure, U1 acts as the transmitter and U2 to U10 are the receivers.

![Diagram showing effect of bus termination](image1)

**Figure 17. Effect of Bus Termination (Driver in U1, Receiver in U10)**

In this figure, U1 acts as the transmitter and U2 to U10 are the receivers.

![Diagram showing effect of bus termination](image2)
Figure 18.  Effect of Bus Termination (Driver in U5, Receiver in U6)
In this figure, U5 is the transmitter and the rest are receivers.

The relative position of the driver and receiver on the bus also affects the received signal quality. The nearest receiver to the driver experiences the worst transmission line effect because at this location, the edge rate is the fastest. This is made worse when the driver is located at the middle of the bus.

Figure 19.  Effect of Bus Termination (Driver in U5, Receiver in U10)
In this figure, U5 is the transmitter and the rest are receivers.
For example, compare Figure 16 on page 20 and Figure 18 on page 21. $V_{ID}$ at receiver U6 (driver at U5) shows larger ringing than that at receiver U2 (driver at U1). On the other hand, the edge rate is slowed down when the receiver is located further away from the driver. The largest rise time recorded is 1.14 ns with the driver located at one end of the bus (U1) and the receiver at the other end (U10).

**Related Information**

*Effective Impedance* on page 4

### Stub Length

Longer stub length not only increases the flight time from the driver to the receiver, but also results in a larger load capacitance, which causes larger reflection.

**Figure 20. Effect of Increasing Stub Length (Driver in U1, Receiver in U10)**

This figure compares the $V_{ID}$ at U10 when the stub length is increased from one inch to two inches and the driver is at U1.

![Graph showing the effect of increasing stub length](image)

### Stub Termination

You must match the driver impedance to the stub characteristic impedance. Placing a series termination resistor $R_S$ at the driver output greatly reduces the adverse transmission line effect caused by long stub and fast edge rates. In addition, $R_S$ can be changed to attenuate the $V_{ID}$ to meet the specification of the receiver.
**Figure 21. Effect of Stub Termination (Driver in U1, Receiver in U2 and U10)**

This figure compares the $V_{ID}$ at U2 and U10 when U1 is transmitting.

**Driver Slew Rate**

A fast slew rate helps to improve the rise time, especially at the receiver furthest from the driver. However, a faster slew rate also magnifies ringing due to reflection.
**Figure 22. Effect of Driver Edge Rate (Driver in U1, Receiver in U2 and U10)**

This figure shows the driver slew rate effect. A comparison is made between the slow and fast slew rate with a 12 mA drive strength. The driver is at U1 and the differential waveforms at U2 and U10 are examined.

![Graph showing driver edge rate comparison](image)

**Overall System Performance**

The highest data rate supported by a multipoint BLVDS is determined by looking at the eye diagram of the furthest receiver from a driver. At this location, the transmitted signal has the slowest edge rate and affects the eye opening.

Although the quality of the received signal and the noise margin goal depend on the applications, the wider the eye opening, the better. However, you must also check the receiver nearest to the driver, because the transmission line effects tend to be worse if the receiver is located closer to the driver.
Figure 23.  Eye Diagram at 400 Mbps (Driver in U1, Receiver in U2 and U10)

This figure illustrates the eye diagrams at U2 (red curve) and U10 (blue curve) for a data rate at 400 Mbps. Random jitter of a 1% unit interval is assumed in the simulation. The driver is at U1 with default current strength and slew rate settings. The bus is fully loaded with optimum $R_T = 50 \, \Omega$. The smallest eye opening is at U10, which is furthest from U1. The eye height sampled at the 0.5 unit interval is 692 mV and 543 mV for U2 and U10, respectively. There is a substantial noise margin with respect to $V_{TH} = \pm 100 \, \text{mV}$ for both cases.

Document Revision History for AN 522: Implementing Bus LVDS Interface in Supported Intel FPGA Device Families

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Changes</th>
</tr>
</thead>
</table>
| 2018.07.31       | • Removed Intel Cyclone 10 GX devices from the design example guidelines. Although Intel Cyclone 10 GX devices support BLVDS, the design examples in this application note do not support Intel Cyclone 10 GX devices.  
• Corrected the design examples guideline for Intel Arria 10 devices to specify that the design example steps are only supported for Intel Quartus Prime Standard Edition, not Intel Quartus Prime Pro Edition. |
| 2018.06.15       | • Added support for Intel Stratix 10 devices.  
• Updated related information links.  
• Rebranded Intel FPGA GPIO IP to GPIO Intel FPGA IP. |

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
</table>
| November 2017    | 2017.11.06 | • Added support for Intel Cyclone 10 LP devices.  
• Updated related information links.  
• Updated I/O standard names to follow standard usage.  
• Rebranded as Intel, including names of devices, IP cores, and software tools, where applicable. |
| May 2016         | 2016.05.02 | • Added support and design example for Intel MAX 10 devices.  
• Restructured several sections to improve clarity.  
• Changed instances of Quartus II to Quartus Prime. |

continued...
<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
</table>
| June 2015  | 2015.06.09 | • Updated the design example files.  
• Updated design example guidelines:  
  — Moved the steps for Arria 10 devices into a new topic.  
  — Added steps to migrate the design examples to use Altera GPIO IP core for Arria 10 devices.  
  — Updated the design example steps to match the updated design examples.  
• Updated all links to updated website location and web-based documentation (if available). |
| August 2014 | 2014.08.18 | • Updated application note to add Arria 10 device support.  
• Restructured and rewrote several sections for clarity and style update.  
• Updated template. |
| June 2012  | 2.2     | • Updated to include Arria II, Arria V, Cyclone V, and Stratix V devices.  
• Updated Table 1 and Table 2. |
| April 2010 | 2.1     | Updated the design example link in the “Design Example” section.                                                                 |
| November 2009 | 2.0 | • Included Arria II GX, Cyclone III, and Cyclone IV device families in this application note.  
• Updated Table 1, Table 2, and Table 3.  
• Update Figure 5, Figure 6, Figure 8 through Figure 11.  
• Updated design example files. |
| November 2008 | 1.1 | • Updated to new template  
• Updated “BLVDS Technology in Altera Devices” chapter  
• Updated “Power Consumption of BLVDS” chapter  
• Updated “Design Example” chapter  
• Replaced Figure 4 on page 7  
• Updated “Design Example Guidelines” chapter  
• Updated “Performance Analysis” chapter  
• Updated “Bus Termination” chapter  
• Updated “Summary” chapter |
| July 2008  | 1.0     | Initial release.                                                                                                                                 |