AN 496: Using the Internal Oscillator IP Core
# Contents

Using the Internal Oscillator IP Core

- Internal Oscillators................................................................. 3
- Using the Internal Oscillator in MAX II and MAX V Devices.................. 6
- Using the Internal Oscillator in All Supported Devices (except MAX II and MAX V devices)........ 6
- Implementation........................................................................... 7
  - Design Example 1: Targeting a MDN-82 Demo Board (MAX II Devices)............... 7
  - Design Example 2: Targeting a MAX V Device Development Kit.................... 8
- Document Revision History for AN 496: Using the Internal Oscillator IP Core........... 8
Using the Internal Oscillator IP Core

The supported Intel® devices offer a unique internal oscillator feature.

As shown in the design examples described in this application note, internal oscillators make an excellent choice to implement designs that require clocking, thereby saving on-board space and costs associated with external clocking circuitry.

Related Links
- Design Example for MAX® II
  Provides the MAX II design files for this application note (AN 496).
- Design Example for MAX V
  Provides the MAX V design files for this application note (AN 496).
- Design Example for Intel MAX 10
  Provides the Intel MAX 10 design files for this application note (AN 496).

Internal Oscillators

Most designs require a clock for normal operation. You can use the internal oscillator IP core for clock source in user design or debug purposes. With an internal oscillator, the supported Intel devices do not require external clocking circuitry. For example, you can use the internal oscillator to meet the clocking requirement of an LCD controller, system management bus (SMBus) controller, or any other interfacing protocol, or to implement a pulse width modulator. This helps minimize component count, board space, and reduces the total cost of the system.

You can instantiate the internal oscillator without instantiating the user flash memory (UFM) by using the supported Intel devices’ oscillator IP core in the Intel Quartus® Prime software for MAX II and MAX V devices. For Intel MAX 10 devices, the oscillators are separate from the UFM.

The oscillator’s output frequency, $osc$, is one-fourth of the undivided frequency of the internal oscillator.

Table 1. Frequency Range for Supported Intel Devices

<table>
<thead>
<tr>
<th>Devices</th>
<th>Output Clock from Internal Oscillator (1) (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAX II</td>
<td>3.3 – 5.5</td>
</tr>
<tr>
<td>MAX V</td>
<td>3.9 – 5.3</td>
</tr>
<tr>
<td>Intel MAX 10</td>
<td>55 – 116 (2), 35 – 77 (3)</td>
</tr>
</tbody>
</table>

(1) The output port for internal oscillator IP core is $osc$ in MAX II and MAX V devices, and $clkout$ in all other supported devices.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel’s standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.
<table>
<thead>
<tr>
<th>Devices</th>
<th>Output Clock from Internal Oscillator (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cyclone® III (4)</td>
<td>80 (max)</td>
</tr>
<tr>
<td>Cyclone IV</td>
<td>80 (max)</td>
</tr>
<tr>
<td>Cyclone V</td>
<td>100 (max)</td>
</tr>
<tr>
<td>Intel Cyclone 10 GX</td>
<td>100 (max)</td>
</tr>
<tr>
<td>Intel Cyclone 10 LP</td>
<td>80 (max)</td>
</tr>
<tr>
<td>Arria® II GX</td>
<td>100 (max)</td>
</tr>
<tr>
<td>Arria V</td>
<td>100 (max)</td>
</tr>
<tr>
<td>Intel Arria 10</td>
<td>100 (max)</td>
</tr>
<tr>
<td>Stratix® V</td>
<td>100 (max)</td>
</tr>
<tr>
<td>Intel Stratix 10</td>
<td>170 – 230</td>
</tr>
</tbody>
</table>

(2) For 10M02, 10M04, 10M08, 10M16, and 10M25.

(3) For 10M40 and 10M50.

(4) Supported in the Intel Quartus Prime software version 13.1 and earlier.
The internal oscillator is part of the Program Erase Control block, which controls the programming and erasing of the UFM. The data register holds the data to be sent or retrieved from the UFM. The address register holds the address from which data is retrieved or the address to which the data is written.

The internal oscillator for the UFM block is enabled when the ERASE, PROGRAM, and READ operation is executed.

(1) The output port for internal oscillator IP core is osc in MAX II and MAX V devices, and clkout in all other supported devices.
Table 2. Pin Description for the Internal Oscillator IP Core

<table>
<thead>
<tr>
<th>Signal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>oscena</td>
<td>Use to enable the internal oscillator. Input high to enable the oscillator.</td>
</tr>
<tr>
<td>osc/clkout (5)</td>
<td>Output of the internal oscillator.</td>
</tr>
</tbody>
</table>

Using the Internal Oscillator in MAX II and MAX V Devices

The internal oscillator has a single input, oscena, and a single output, osc. To activate the internal oscillator, use oscena. When activated, a clock with the frequency is made available at the output. If oscena is driven low, the output of the internal oscillator is a constant high.

To instantiate the internal oscillator, follow these steps:

1. On the Tools menu of the Intel Quartus Prime software, click **IP Catalog**.
2. Under the Library category, expand the Basic Functions and I/O.
3. Select **MAX II/MAX V oscillator** and after clicking **Add**, the IP Parameter Editor appears. You can now select the oscillator output frequency.
4. In **Simulation Libraries**, the model files that must be included are listed. Click **Next**.
5. Select the files to be created. Click **Finish**.

The selected files are created and can be accessed from the output file folder. After the instantiation code is added to the file, the oscena input must be made as a wire and assigned as a logic value of "1" to enable the oscillator.

Using the Internal Oscillator in All Supported Devices (except MAX II and MAX V devices)

The internal oscillator has a single input, oscena, and a single output, osc. To activate the internal oscillator, use oscena. When activated, a clock with the frequency is made available at the output. If oscena is driven low, the output of the internal oscillator is a constant low.

To instantiate the internal oscillator, follow these steps:

1. On the Tools menu of the Intel Quartus Prime software, click **IP Catalog**.
2. Under the Library category, expand the Basic Functions and Configuration Programming.
3. Select **Internal Oscillator** (or **Intel FPGA S10 Configuration Clock** for Intel Stratix 10 devices) and after clicking **Add**, the IP Parameter Editor appears.
4. In the New IP Instance dialog box:
   - Set the top-level name of your IP.
   - Select the Device family.
   - Select the Device.

(5) Not applicable to Intel Stratix 10 devices.
5. Click **OK**.
6. To generate the HDL, click **Generate HDL**.
7. Click **Generate**.

The selected files are created and can be accessed from the output file folder as specified in the output directory path. After the instantiation code is added to the file, the `oscena` input must be made as a wire and assigned as a logic value of “1” to enable the oscillator.

### Implementation

You can implement these design examples with MAX II, MAX V, and Intel MAX 10 devices, all of which have the internal oscillator feature. Implementation involves demonstration of the internal oscillator function by assigning the oscillator output to a counter and driving the general purpose I/O (GPIO) pins on MAX II, MAX V, and Intel MAX 10 devices.

#### Design Example 1: Targeting a MDN-82 Demo Board (MAX II Devices)

Design Example 1 is made to drive the LEDs to create a scrolling effect, thereby demonstrating the internal oscillator using the MDN-82 demo board.

**Table 3. EPM240G Pin Assignments for Design Example 1 Using the MDN-82 Demo Board**

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>d2</td>
<td>Pin 69</td>
<td>d3</td>
<td>Pin 40</td>
</tr>
<tr>
<td>d5</td>
<td>Pin 71</td>
<td>d6</td>
<td>Pin 75</td>
</tr>
<tr>
<td>d8</td>
<td>Pin 73</td>
<td>d10</td>
<td>Pin 73</td>
</tr>
<tr>
<td>d11</td>
<td>Pin 75</td>
<td>d12</td>
<td>Pin 71</td>
</tr>
<tr>
<td>d4_1</td>
<td>Pin 85</td>
<td>d4_2</td>
<td>Pin 69</td>
</tr>
<tr>
<td>d7_1</td>
<td>Pin 87</td>
<td>d7_2</td>
<td>Pin 88</td>
</tr>
<tr>
<td>d9_1</td>
<td>Pin 89</td>
<td>d9_2</td>
<td>Pin 90</td>
</tr>
<tr>
<td>sw9</td>
<td>Pin 82</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

Assign the unused pins **As input tri-stated** in the Intel Quartus Prime software.

To demonstrate this design on the MDN-B2 demo board, follow these steps:
1. Turn on the power to the demo board (using slide switch SW1).
2. Download the design onto the MAX II CPLD through the JTAG header JP5 on the demo board and a conventional programming cable (Intel FPGA Parallel Port Cable or Intel FPGA Download Cable). Keep SW4 on the demo board pressed before and during the start of the programming process. After it completes, turn off the power and remove the JTAG connector.
3. Observe the scrolling LED sequence on the red LEDs and the bi-color LEDs. Pressing SW9 on the demo board disables the internal oscillator and the scrolling LEDs will freeze at their current positions.
Design Example 2: Targeting a MAX V Device Development Kit

In Design Example 2, the oscillator output frequency is divided by $2^{21}$ before clocking a 2-bit counter. The output of this 2-bit counter is used to drive the LEDs, thereby demonstrating the internal oscillator on the MAX V device development kit.

Table 4. 5M570Z Pin Assignments for Design Example 2 Using the MAX V Device Development Kit

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>pb0</td>
<td>M9</td>
<td>LED[0]</td>
<td>P4</td>
</tr>
<tr>
<td>osc</td>
<td>M4</td>
<td>LED[1]</td>
<td>R1</td>
</tr>
<tr>
<td>clk</td>
<td>P2</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

To demonstrate this design on the MAX V development kit, follow these steps:
1. Plug in the USB cable into the USB Connector to power up the device.
2. Download the design onto the MAX V device through the embedded Intel FPGA Download Cable.
3. Observe the blinking LEDs (LED[0] and LED[1]). Pressing pb0 on the demo board disables the internal oscillator and the blinking LEDs will freeze at their current state.

Document Revision History for AN 496: Using the Internal Oscillator IP Core

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
</table>
| November 2017 | 2017.11.06 | • Added support for the following devices:  
|             |          | – Cyclone III  
|             |          | – Cyclone IV  
|             |          | – Cyclone V  
|             |          | – Intel Cyclone 10 GX  
|             |          | – Intel Cyclone 10 LP  
|             |          | – Arria II GX  
|             |          | – Arria V  
|             |          | – Intel Arria 10  
|             |          | – Stratix V  
|             |          | – Intel Stratix 10  
|             |          | • Changed the document title from Using the Internal Oscillator in Altera MAX Series to Using the Internal Oscillator IP Core to include other supported devices.  
|             |          | • Rebranded as Intel.  
| November 2014 | 2014.11.04 | Updated the frequency for undivided internal oscillator and output clock from internal oscillator frequency values for MAX 10 devices in the Frequency Range for Supported Altera Devices table.  
| September 2014 | 2014.09.22 | Added MAX 10 devices.  
| January 2011 | 2.0 | Updated to include MAX V devices.  
| December 2007 | 1.0 | Initial release.  