SPI to I2C Using Altera MAX Series
Contents

SPI to 1\(^2\)C Using Altera MAX Series ................................................................. 1-1
  Serial Peripheral Interface .................................................................................. 1-2
  1\(^2\)C Interface ............................................................................................... 1-3
  Implementing the Design .................................................................................. 1-4
  Document Revision History ............................................................................... 1-4
Altera® MAX® II, MAX V, and MAX 10 FPGA devices serve as a bridge between a host that has serial peripheral interface (SPI) to communicate with devices connected through an I²C bus.

The I²C is a serial, two-wire, low-bandwidth, industry standard protocol used in embedded systems to communicate with various low-speed peripheral devices. The SPI is a widely used, fast, four-wire, full duplex, serial communication interface.

Many embedded systems today have SPI interfaces, making it difficult to connect them with peripheral devices in an I²C fashion. You can make the connection by modifying the system, but this is economically inefficient. The best solution is to use Altera devices as a bridge to connect the two interfaces.

You can use the MAX II, MAX V, or MAX 10 FPGA devices to implement the bridge. Altera devices provide greater flexibility, consume less power, and can be economically integrated into the embedded system. The MAX II, MAX V, or MAX 10 FPGA device acts as an SPI slave to the host (SPI master) and acts as a master to the I²C bus.

The provided designs enable an SPI-equipped host to control data flow to other devices such as Analog-to-Digital (AD) converter, LED controller, audio processor to read temperature sensors, hardware monitors, and diagnostic sensors that are on an I²C interface.

**Figure 1-1: Implementing an SPI to I²C Interface Using a MAX II CPLD**

The figure below shows a block diagram of a design example that uses a MAX II device.
The bridge interfaces with the SPI host as an SPI slave using four wires, SS and SCLK signals for control, and MISO and MOSI signals for data. The side interfacing with the I²C bus has two wires, and SCLK and SDA signals.

**Related Information**

- **Design Example for MAX II**
  Provides the design files for this application note (AN 486).
- **Design Example for MAX 10**
  Provides the MAX 10 design file for this application note (AN 486).

**Serial Peripheral Interface**

The SPI bus has only one master, which is connected to many slaves.

Altera device acts as one of the slaves to the SPI master device.

**Figure 1-2: Timing Diagram for SPI**

![Timing Diagram for SPI](image)

**Table 1-1: SPI Interface Pins**

The table below describes the SPI pins.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS</td>
<td>Input (active low)</td>
<td>Slave select</td>
</tr>
<tr>
<td>SCLK</td>
<td>Input</td>
<td>SPI cloc</td>
</tr>
<tr>
<td>MISO</td>
<td>Output</td>
<td>Master-in Slave-out</td>
</tr>
<tr>
<td>MOSI</td>
<td>Output</td>
<td>Master-out Slave-in</td>
</tr>
</tbody>
</table>

The SPI sends:
- command register (8 bits)
- data in (8 bits)
The SPI receives:
- status register (8 bits)
- data out (8 bits)

The SPI word length is fixed at 16 bits.

In every SPI word, the command register dictates the functions on the I\textsuperscript{2}C bus, and the data in holds the data to be sent by the I\textsuperscript{2}C bus. Similarly, the last bit of the status register is the acknowledge bit and the data out is the data received over the I\textsuperscript{2}C line in the previous I\textsuperscript{2}C cycle.

At the end of every SPI bus:
- The slave select line goes high; indicating a word complete.
- The master executes an I\textsuperscript{2}C bus as per the value of command register at that time.

After a fixed delay, depending on the frequency of the I\textsuperscript{2}C SCL, another SPI word can be sent. The minimum delay between two SPI words is the I\textsuperscript{2}C SCL clock frequency.

**I\textsuperscript{2}C Interface**

Altera device acts as a master to the I\textsuperscript{2}C bus.

Because the designs are meant to provide an interface between an SPI master and an I\textsuperscript{2}C device, multi-master support is not provided on the I\textsuperscript{2}C bus.

**Table 1-2: I\textsuperscript{2}C Interface Pins**

The table below describes the I\textsuperscript{2}C interface pin.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCLK</td>
<td>Output</td>
<td>I\textsuperscript{2}C serial clock</td>
</tr>
<tr>
<td>SDA</td>
<td>Bidirectional</td>
<td>I\textsuperscript{2}C data bus</td>
</tr>
</tbody>
</table>

The I\textsuperscript{2}C functions are carried out based on the command register value received from the SPI side.

**Table 1-3: I\textsuperscript{2}C Commands**

The table below describes the significance of the value stored in the command register.

<table>
<thead>
<tr>
<th>Command Register</th>
<th>Data In Register</th>
<th>Function on the I\textsuperscript{2}C Line</th>
</tr>
</thead>
<tbody>
<tr>
<td>10000000</td>
<td>Slave address + R/W</td>
<td>Start/repeat start</td>
</tr>
<tr>
<td>01000000</td>
<td>Data to be written</td>
<td>Write a byte</td>
</tr>
<tr>
<td>00100000</td>
<td>Don’t care</td>
<td>Read a byte</td>
</tr>
<tr>
<td>00010000</td>
<td>Don’t care</td>
<td>Stop</td>
</tr>
<tr>
<td>00000000</td>
<td>Don’t care</td>
<td>Null, wait state</td>
</tr>
</tbody>
</table>

The data read in a particular I\textsuperscript{2}C transaction is stored in the data out register and is read by the SPI master in its next SPI transaction. The last command word, 00000000 (b), is required for the SPI master to read the value of status and data out registers without doing anything on the I\textsuperscript{2}C bus.
Implementing the Design

You can implement the design by using the source code and allocating the appropriate signal and control lines to the general purpose I/O (GPIO) lines of the Altera devices. You require an SPI master and an I²C slave as additional resources to demonstrate this implementation.

The MAX II design uses an EPM240 device. You can also implement this application in MAX V and MAX 10 devices.

**Note:** The MAX II design has been implemented in Verilog and successful operation has been demonstrated using the MDN-B2 demo board. The source code, testbench, and the complete Quartus II project are available in the provided design example files.

Document Revision History

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
</table>
| September 2014 | 2014.09.22 | • Added MAX V and MAX 10 devices.  
|            |         | • Removed outdated information from the implementation section. |
| December 2007 | 1.0     | Initial release.                           |