Introduction

The Altera® orthogonal frequency division multiplexing (OFDM) kernel can be used to accelerate the development of wireless OFDM transceivers such as those required for the deployment of mobile broadband wireless networks based on the IEEE 802.16 standard.


OFDM is one of the key physical layer components associated with mobile worldwide interoperability for microwave access (WiMAX) and is widely regarded as an enabling technology for future broadband wireless protocols including the 3GPP and 3GPP2 long term evolution standards.

This reference design demonstrates the suitability of Cyclone® II, Stratix® II, and Stratix III, FPGAs for implementing OFDM symbol-level modulation.

Key Features of the Reference Design

The OFDM kernel has the following key features:

- Support for 128, 512, 1K, and 2K FFT sizes to address variable bandwidths from 1.25 to 20 MHz
- Parameterizable design
- Optimized for efficient use of Cyclone II, Stratix II, and Stratix III device resources

You can use the reference design as a starting point to accelerate designs based on OFDM modulation such as the WiMAX or 3GPP long term evolution protocol. Altera supplies the reference design as clear-text register transfer level (RTL) HDL.

Please contact your local Altera sales representative for a copy of the reference design.
WiMAX Physical Layer

Figure 1 shows an overview of the IEEE 802.16e-2005 scalable orthogonal frequency-division multiple access (OFDMA) physical layer (PHY) for WiMAX basestations.

Figure 1. WiMAX Physical Layer Implementation
The OFDM Kernel refers to the inverse fast Fourier transform (IFFT) and cyclic prefix insertion blocks in the downlink flow and the FFT and cyclic prefix removal blocks in the uplink flow.

To support orthogonal frequency-division multiple access (OFDMA) an extension to the OFDM kernel is required that allows each user to be allocated with a portion of the available carriers. This process is referred to as subchannelization.

Altera’s WiMAX building blocks include bit-level, OFDMA symbol-level, and digital intermediate frequency (IF) processing blocks. For bit-level processing, Altera provides symbol mapping/demapping reference designs and support for forward error correction (FEC) using the Reed-Solomon and Viterbi MegaCore® functions.

The OFDMA symbol-level processing blocks include reference designs that demonstrate subchannelization and desubchannelization with cyclic prefix insertion supported by the fast Fourier transform (FFT), and inverse fast Fourier transform (IFFT) MegaCore functions. Other OFDMA symbol-level reference designs illustrate ranging, channel estimation, and channel equalization.

The digital IF processing blocks include single antenna and multi-antenna digital up converter (DUC) and digital down converter (DDC) reference designs, and advanced crest-factor reduction (CFR) and digital predistortion (DPD).

This application note illustrates the functionality and implementation of the OFDM kernel.

For more information on the multiple access aspect associated with the OFDMA modulation scheme, refer to the following application notes:

- AN-412 A Scalable OFDMA Engine for WiMAX
- AN-450 Uplink Desubchannelization for WiMAX
- AN-451 Downlink Subchannelization for WiMAX

For more information on related Altera WiMAX solutions, refer to the following application notes:

- AN 421: Accelerating WiMAX DUC & DDC System Designs
- AN 430: WiMAX OFDMA Ranging
- AN 434: Channel Estimation & Equalization for Mobile WiMAX Basestations
- AN 439 Constellation Mapper and Demapper for WiMAX
OFDM Kernel Functionality

The physical layer is based around OFDM modulation. Data is mapped in the frequency domain onto the available carriers. For this data to be conveyed across a radio channel, it is transformed into the time domain using an inverse fast Fourier transform (IFFT) operation. To provide multipath immunity and tolerance for synchronization errors, a cyclic prefix is added to the time domain representation of the data.

Multiple modes are supported to accommodate variable channel bandwidths. This scalable architecture is achieved by using different FFT/IFFT sizes. This reference design supports transform sizes of 128, 512, 1,024, and 2,048.

Implementation

FPGAs are well suited to FFT and IFFT processing because they are capable of high speed complex multiplications.

DSP devices typically have up to eight dedicated multipliers, whereas the Stratix III EP3SE110 FPGA has 112 DSP blocks that offer a throughput of nearly 500 GMACs and can support up to 896 18x18 multipliers, which is an order of magnitude higher than current DSP devices.

Figure 2 on page 5 shows the embedded digital signal processing (DSP) blocks in an Altera Stratix III device.

Such a massive difference in signal processing capability between FPGAs and DSP devices is further accentuated when dealing with basestations that employ advanced, multiple antenna techniques such as space time codes (STC), beam forming, and multiple-input multiple-output (MIMO) schemes.

The combination of OFDMA and MIMO is widely regarded as a key enabler of higher data rates in current and future WiMAX and 3GPP long term evolution (LTE) wireless systems. When multiple transmit and receive antennas are employed at a basestation, the OFDMA symbol processing functions have to be implemented for each antenna stream separately before MIMO decoding is performed.

The symbol-level complexity grows linearly with the number of antennas implemented on DSPs that perform serial operations. For example, for two transmit and two receive antennas the FFT and IFFT functions for WiMAX take up approximately 60% of a 1-GHz DSP core when the transform size is 2,048 points.
In contrast, a multiple antenna-based implementation scales very efficiently when implemented with FPGAs. Using Altera devices, you can exploit parallel processing and time-multiplexing between the data from multiple antennas. The same 2×2 antenna FFT/IFFT configuration uses less than 10% of a Stratix II 2S60 device.

**Figure 2. Embedded DSP Blocks Architecture in Stratix III Devices**

**Design Methodology**

Altera provides the reference design as clear text VHDL. The reference design also demonstrates the use of the FFT MegaCore function.
To accelerate integration with Altera intellectual property (IP) or other subsystems, the interfaces support the Altera Avalon® Streaming (Avalon-ST) interface specification.

For more information, refer to the *Avalon Streaming Interface Specification*.

Altera has verified the RTL behavior against a fixed point model of the algorithms. The reference design includes RTL testbenches that stimulate the designs using golden reference data from the fixed point model and check for correct functionality.

**Functional Description**

The OFDM kernel handles the FFT operations and cyclic prefix addition and removal. The FFT size is a parameter that you must specify at synthesis time, but you can change the guard interval at run time.

**Downlink Transmit**

The downlink OFDM kernel module performs an inverse Fourier transform of the frequency domain input data and adds a cyclic prefix to the resulting time domain data.

The cyclic prefix addition block contains a controller that buffers the output packets from the FFT, and adds the appropriate proportion of the end of the output packet to the beginning of the output packet. As this requires a fairly significant memory resource, the hardware architecture has been designed so that the embedded memory may be shared with the uplink OFDM kernel if the modem is operating in time division duplex (TDD) mode.

Figure 3 shows a block diagram of the downlink OFDM kernel.
Interface Specifications
The block has two clock domains. In addition, there are two reset ports; one for each clock domain. The reset ports are active low.

Figure 4 shows the downlink OFDM kernel interfaces.

Figure 4. Downlink OFDM Kernel Interfaces

The input interface has the following features:

■ Avalon-ST data sink and status source
■ Ready signal latency of one cycle—the earliest time valid data may be presented to the block after ready has been signaled is one clock cycle

The output interface has the following features:

■ Avalon-ST data source
■ Ready signal latency of four cycles—the block responds to new data or stops delivering data four cycles after an event on the ready signal
■ Support for back pressure
■ Dynamically changeable cyclic prefix
Figure 5 shows the downlink kernel input interface timing diagram.

**Figure 5. Downlink Kernel Input Interface Timing Diagram**

![Diagram](image)

Figure 6 shows the downlink kernel output interface timing diagram.

**Figure 6. Downlink Kernel Output Interface Timing Diagram**

![Diagram](image)

The FFT size can be configured using the $\text{LOG2\_N\_FFT}$ parameter. This parameter should be set to the log of base two of the desired FFT size. The $\text{MADDR\_WIDTH}$ parameter should be set to $\text{LOG2\_N\_FFT} + 1$. The real and imaginary data buses are signed fixed point format and the width is configurable using the $\text{WIDTH}$ generic. The exponent of the output data is fixed at 6 bits. Table 1 shows the guard interval is configured using the $\text{cp\_width}$ bus, and the settings:

**Table 1. Guard Interval Configuration**

<table>
<thead>
<tr>
<th>Guard Interval Length</th>
<th>cp_width[1..0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1/4</td>
<td>00</td>
</tr>
<tr>
<td>1/8</td>
<td>01</td>
</tr>
<tr>
<td>1/16</td>
<td>10</td>
</tr>
<tr>
<td>1/32</td>
<td>11</td>
</tr>
</tbody>
</table>
The source should only commence feeding a new symbol of data into the kernel, if both \texttt{din\_ready} and \texttt{add\_cp\_rdy} are high. The source should continue to feed in the remaining symbol of data if \texttt{din\_ready} is high. (In reality, once the kernel has accepted the first subcarrier for a symbol, it accepts the remaining subcarriers on subsequent clock cycles without deasserting \texttt{din\_ready}.

\textit{Uplink Receive}

The uplink OFDM kernel module performs an FFT of the time domain input data and removes the cyclic prefix. The Avalon-ST start of packet pulse should specify the start of the cyclic prefix. The remove cyclic prefix block ignores the data during the cyclic prefix and writes the remaining samples to the FFT input buffer.

\textit{Figure 7} shows a block diagram of the uplink OFDM kernel.

\begin{center}
\textit{Figure 7. Uplink OFDM Kernel Block Diagram}
\end{center}

Because the channel characteristics can change, it is possible that the start of the packet pulse is not always after the start of the cyclic prefix time. The hardware has been designed to deal with this scenario but with the constraints that the variation of the pulse must be within the cyclic prefix time and that the start pulse will not be before the preceding symbol has been fully clocked in.

\textit{Uplink Interface Specifications}

The block has two clock domains. In addition, there are two reset ports; one for each clock domain. The reset ports are active low.
Figure 8 shows the uplink OFDM kernel interfaces.

**Figure 8. Uplink OFDM Kernel Interfaces**

<table>
<thead>
<tr>
<th>Input Interface</th>
<th>Features</th>
</tr>
</thead>
<tbody>
<tr>
<td>Avalon-ST data sink</td>
<td>Ready signal latency of one cycle</td>
</tr>
<tr>
<td></td>
<td>Does not apply back pressure since data is continuous from RF card</td>
</tr>
</tbody>
</table>

The input interface has the following features:

- Avalon-ST data sink
- Ready signal latency of one cycle
- Does not apply back pressure since data is continuous from RF card

The output interface has the following features:

- Avalon-ST data source
- Ready signal latency of one cycle
- Does not accept back pressure from downstream sink
- Dynamically changeable cyclic prefix

Figure 9 shows the uplink kernel input interface timing diagram.

**Figure 9. Uplink Kernel Input Interface Timing Diagram**

Since there is no backpressure, the input interface is always ready and din_ready is held high.
The FFT size can be configured using the \texttt{LOG2\_N\_FFT} parameter which should be \(\log_2\) of the desired FFT size. The \texttt{MADDR\_WIDTH} parameter should be the same as \texttt{LOG2\_N\_FFT}. The real and imaginary data buses are signed fixed point format and the width is configurable using the \texttt{WIDTH} generic. The exponent of the output data is fixed at 6 bits.

The guard interval is configured in the same way as the downlink kernel.

**FFT MegaCore Function**

The FFT MegaCore function is capable of performing both the forward and inverse transform. The hardware architecture is chosen to minimize the resource usage and has the following parameters:

- Burst mode
- Single output engine
- Single instance of engine
- 16-bit internal and data input/output precision widths

In addition, this reference design implements two clock domains so that it is possible to exploit time sharing and minimize resource utilization in the FFT MegaCore function by running Clock 1 faster than Clock 2.

The FFT MegaCore function generates block floating point output data and the output dynamic range is maximized for the given input and output data widths.

For more information on block floating point data, refer to *AN83: Binary Number Systems*.
**Clock Requirements**

The clocking requirements are as follows:

- The two clock domains must be synchronous
- The minimum Clock 2 frequency is the data sampling frequency given in Table 2. This would lead to a constant output from the FFT MegaCore function
- The Clock 2 frequency may equal or exceed the Clock 1 frequency
- The Clock 1 requirements are dictated by the FFT MegaCore function and are summarized in Table 3

### Table 2. Minimum Clock 2 Rate

<table>
<thead>
<tr>
<th>FFT Points</th>
<th>Bandwidth (MHz)</th>
<th>Clock 2 (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>128</td>
<td>1.25</td>
<td>1.429</td>
</tr>
<tr>
<td>256</td>
<td>2.5</td>
<td>2.857</td>
</tr>
<tr>
<td>512</td>
<td>5</td>
<td>5.714</td>
</tr>
<tr>
<td>1,024</td>
<td>10</td>
<td>11.429</td>
</tr>
<tr>
<td>2,048</td>
<td>20</td>
<td>22.857</td>
</tr>
</tbody>
</table>

### Table 3. Clock 1 Requirements

<table>
<thead>
<tr>
<th>FFT Points</th>
<th>Required Data Rate (MHZ)</th>
<th>FFT Throughput (Cycles/N Block)</th>
<th>Clock 1 Minimum Speed (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>128</td>
<td>1.429</td>
<td>858</td>
<td>9.579</td>
</tr>
<tr>
<td>256</td>
<td>2.857</td>
<td>1,626</td>
<td>18.146</td>
</tr>
<tr>
<td>512</td>
<td>5.714</td>
<td>3,693</td>
<td>41.214</td>
</tr>
<tr>
<td>1,024</td>
<td>11.429</td>
<td>7,277</td>
<td>81.220</td>
</tr>
<tr>
<td>2,048</td>
<td>22.857</td>
<td>16,512</td>
<td>184.285</td>
</tr>
</tbody>
</table>

- Table 3 ignores the cyclic prefix effect, which reduces the Clock 1 speed requirement slightly
- The Clock 1 minimum speed = throughput/N x data rate
Getting Started

This section describes the system requirements, installation and other information about using the reference design.

System Requirements

The OFDM kernel requires the following hardware and software:

- A PC running the Windows 2000/XP operating system
- Quartus II version 6.1
- ModelSim SE 5.7d
- Altera FFT MegaCore function

You can download the FFT MegaCore function from www.altera.com.

Install the OFDM Kernel

The OFDM kernel is part of the Scalable OFDMA Engine package. To install this package, run the executable file to launch Installshield, and follow the installation instructions.

The reference design is installed by default in the directory c:\altera\reference_designs but you can change the default directory during the installation.

Figure 11 illustrates the directory structure of the files associated with the OFDM Kernel.

Figure 11. Directory Structure

```
Figure 11. Directory Structure
```

- `wimax_ofdma`
  - `source`
    - Contains the source code for the example design
  - `rtl`
    - Contains the RTL code
  - `ofdm_kernel`
    - Contains the OFDM kernel RTL
  - `scripts`
    - Contains Tcl scripts for synthesis and simulation
  - `source`
    - Contains VHDL source files for downlink and uplink
  - `cp_mem`
    - Downlink guard interval megafunction variation file
  - `fft_<x>`
    - Contains variation file for `<x>` point FFT MegaCore functions
  - `tb`
    - Contains RTL testbench files
  - `doc`
    - Contains documentation PDF files
Additional sim and build directories are created in the directory structure when you simulate and synthesize the design.

1. To perform RTL Simulation, open the `dl_ofdm_kernel_msim.tcl` script (for downlink) or the `ul_ofdm_kernel_msim.tcl` script (for uplink) in ModelSim. Modify the installation path and desired FFT size. Then execute this macro from the ModelSim tools menu.

2. To perform synthesis, open the `dl_ofdma_kernel_quartus.tcl` script (for downlink) or the `ul_ofdm_kernel_quartus.tcl` script (for uplink) in the Quartus II software. Modify the installation path and desired FFT size. Source this script to create a Quartus project for synthesis.

## Performance

The tables in this section show the resource usage and maximum frequency of operation for Cyclone II, Stratix II, and Stratix III devices using the Quartus II software with no special optimizations.

Table 4 shows the downlink performance for Cyclone II devices.

<table>
<thead>
<tr>
<th>FFT Size</th>
<th>Combinational ALUTs</th>
<th>Logic Registers</th>
<th>Memory (Bits)</th>
<th>Memory M4K</th>
<th>18 × 18 Multipliers</th>
<th>fMAX (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>128</td>
<td>1,446</td>
<td>1,602</td>
<td>12,800</td>
<td>4</td>
<td>3</td>
<td>190</td>
</tr>
<tr>
<td>512</td>
<td>1,501</td>
<td>1,642</td>
<td>51,200</td>
<td>13</td>
<td>3</td>
<td>190</td>
</tr>
<tr>
<td>1,024</td>
<td>1,450</td>
<td>1,583</td>
<td>102,400</td>
<td>25</td>
<td>3</td>
<td>196</td>
</tr>
<tr>
<td>2,048</td>
<td>1,581</td>
<td>1,682</td>
<td>204,800</td>
<td>50</td>
<td>3</td>
<td>190</td>
</tr>
</tbody>
</table>

Table 5 shows the downlink performance for Stratix II devices.

<table>
<thead>
<tr>
<th>FFT Size</th>
<th>Combinational ALUTs</th>
<th>Logic Registers</th>
<th>Memory (Bits)</th>
<th>Memory Blocks</th>
<th>18 × 18 Multipliers</th>
<th>fMAX (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>M512</td>
<td>M4K</td>
<td>M-RAM</td>
</tr>
<tr>
<td>128</td>
<td>1,252</td>
<td>1,508</td>
<td>12,800</td>
<td>0</td>
<td>4</td>
<td>0</td>
</tr>
<tr>
<td>512</td>
<td>1,297</td>
<td>1,549</td>
<td>51,200</td>
<td>0</td>
<td>13</td>
<td>0</td>
</tr>
<tr>
<td>1,024</td>
<td>1,255</td>
<td>1,487</td>
<td>102,400</td>
<td>0</td>
<td>25</td>
<td>0</td>
</tr>
<tr>
<td>2,048</td>
<td>1,364</td>
<td>1,587</td>
<td>204,800</td>
<td>0</td>
<td>50</td>
<td>0</td>
</tr>
</tbody>
</table>
Table 6 shows the downlink performance for Stratix III devices.

<table>
<thead>
<tr>
<th>FFT Size</th>
<th>Combinational ALUTs</th>
<th>Logic Registers</th>
<th>Memory (Bits)</th>
<th>Memory Blocks</th>
<th>18 × 18 Multipliers</th>
<th>f&lt;sub&gt;MAX&lt;/sub&gt; (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>128</td>
<td>1,242</td>
<td>1,508</td>
<td>12,800</td>
<td>0</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>512</td>
<td>1,290</td>
<td>1,549</td>
<td>51,200</td>
<td>0</td>
<td>7</td>
<td>3</td>
</tr>
<tr>
<td>1,024</td>
<td>1,239</td>
<td>1,490</td>
<td>102,400</td>
<td>0</td>
<td>13</td>
<td>3</td>
</tr>
<tr>
<td>2,048</td>
<td>1,354</td>
<td>1,588</td>
<td>204,800</td>
<td>0</td>
<td>25</td>
<td>3</td>
</tr>
</tbody>
</table>

Table 7 shows the uplink performance for Cyclone II devices.

<table>
<thead>
<tr>
<th>FFT Size</th>
<th>Combinational ALUTs</th>
<th>Logic Registers</th>
<th>Memory (Bits)</th>
<th>Memory Blocks</th>
<th>18 × 18 Multipliers</th>
<th>f&lt;sub&gt;MAX&lt;/sub&gt; (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>128</td>
<td>1,414</td>
<td>1,570</td>
<td>8,704</td>
<td>3</td>
<td>3</td>
<td>195</td>
</tr>
<tr>
<td>512</td>
<td>1,478</td>
<td>1,614</td>
<td>34,816</td>
<td>9</td>
<td>3</td>
<td>194</td>
</tr>
<tr>
<td>1,024</td>
<td>1,428</td>
<td>1,557</td>
<td>69,632</td>
<td>17</td>
<td>3</td>
<td>198</td>
</tr>
<tr>
<td>2,048</td>
<td>1,564</td>
<td>1,658</td>
<td>139,264</td>
<td>34</td>
<td>3</td>
<td>195</td>
</tr>
</tbody>
</table>

Table 8 shows the uplink performance for Stratix II devices.

<table>
<thead>
<tr>
<th>FFT Size</th>
<th>Combinational ALUTs</th>
<th>Logic Registers</th>
<th>Memory (Bits)</th>
<th>Memory Blocks</th>
<th>18 × 18 Multipliers</th>
<th>f&lt;sub&gt;MAX&lt;/sub&gt; (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>128</td>
<td>1,221</td>
<td>1,474</td>
<td>8,704</td>
<td>0</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>512</td>
<td>1,271</td>
<td>1,519</td>
<td>34,816</td>
<td>0</td>
<td>9</td>
<td>3</td>
</tr>
<tr>
<td>1,024</td>
<td>1,227</td>
<td>1,464</td>
<td>69,632</td>
<td>0</td>
<td>17</td>
<td>3</td>
</tr>
<tr>
<td>2,048</td>
<td>1,344</td>
<td>1,562</td>
<td>139,264</td>
<td>0</td>
<td>34</td>
<td>3</td>
</tr>
</tbody>
</table>
Table 9 shows the uplink performance for Stratix III devices.

<table>
<thead>
<tr>
<th>FFT Size</th>
<th>Combinational ALUTs</th>
<th>Logic Registers</th>
<th>Memory (Bits)</th>
<th>Memory Blocks</th>
<th>18 x 18 Multipliers</th>
<th>fMAX (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>M-ALUTs</td>
<td>M9K</td>
<td>M144K</td>
</tr>
<tr>
<td>128</td>
<td>1,211</td>
<td>1,475</td>
<td>8,704</td>
<td>0</td>
<td>3</td>
<td>0</td>
</tr>
<tr>
<td>512</td>
<td>1,260</td>
<td>1,520</td>
<td>34,816</td>
<td>0</td>
<td>5</td>
<td>0</td>
</tr>
<tr>
<td>1,024</td>
<td>1,217</td>
<td>1,465</td>
<td>69,632</td>
<td>0</td>
<td>9</td>
<td>0</td>
</tr>
<tr>
<td>2,048</td>
<td>1,332</td>
<td>1,563</td>
<td>139,264</td>
<td>0</td>
<td>17</td>
<td>0</td>
</tr>
</tbody>
</table>

Conclusion

This application note has outlined the advantages of using Altera FPGAs for implementing OFDM systems such as an IEEE 802.16e deployment.

A flexible, high-throughput DSP platform needs an FPGA-based implementation platform. In addition, this reference design demonstrates the implementation of a key function that may be exploited to facilitate rapid system deployment.

Revision History

Table 10 shows the revision history for the AN-452: An OFDM FFT Kernel for WiMAX application note.

<table>
<thead>
<tr>
<th>Version</th>
<th>Date</th>
<th>Errata Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>February 2007</td>
<td>First release of this application note.</td>
</tr>
</tbody>
</table>