system_fifo_0 |

2016.12.06.14:11:32 | Datasheet

Overview

Memory Map

## system_fifo_0

altera_avalon_fifo v16.1

## Parameters
avalonMMAvalonMMDataWidth | 32
avalonMMAvalonSTDataWidth | 32
bitsPerSymbol | 8
channelWidth | 8
errorWidth | 8
fifoDepth | 32
fifoInputInterfaceOptions | AVALONST_SINK
fifoOutputInterfaceOptions | AVALONST_SOURCE
showHiddenFeatures | false
singleClockMode | true
singleResetMode | false
symbolsPerBeat | 2
useBackpressure | true
useIRQ | false
usePacket | true
useReadControl | false
useRegister | false
useWriteControl | false
deviceFamilyString | ARRIA10
derived_use_avalonMM_wr_slave | false
derived_use_avalonST_sink | true
derived_use_avalonMM_rd_slave | false
derived_use_avalonST_source | true
derived_sink_source_avalonST_width | 16
deviceFamily | UNKNOWN
generateLegacySim | false

## Software Assignments
AVALONMM_AVALONMM_DATA_WIDTH | 32
AVALONMM_AVALONST_DATA_WIDTH | 32
BITS_PER_SYMBOL | 8
CHANNEL_WIDTH | 8
ERROR_WIDTH | 8
FIFO_DEPTH | 32
SINGLE_CLOCK_MODE | 1
SYMBOLS_PER_BEAT | 2
USE_AVALONMM_READ_SLAVE | 0
USE_AVALONMM_WRITE_SLAVE | 0
USE_AVALONST_SINK | 1
USE_AVALONST_SOURCE | 1
USE_BACKPRESSURE | 1
USE_IRQ | 0
USE_PACKET | 1
USE_READ_CONTROL | 0
USE_REGISTER | 0
USE_WRITE_CONTROL | 0

generation took 0.00 seconds | rendering took 0.00 seconds