Introduction

Altera® SoC FPGAs and Xilinx Zynq All Programmable SoCs integrate a dual-core ARM® Cortex®-A9 MPCore™ processor and FPGA logic into a single programmable device. Since their introduction, both families generated significant design activity within the embedded and FPGA development communities. For a number of reasons, including some hardware architectural advantages and the more familiar integrated ARM development flow of Altera SoCs, it is useful to understand and size the task of moving a design from Zynq to Altera SoCs.

No fully automatic tool currently exists to perform this migration. Fortunately, for many users—especially Linux users—the migration process is relatively straightforward though certainly not trivial. To help designers understand the migration process, this guide provides useful tips garnered from others who successfully converted their designs to SoC FPGAs. Design migration can be an in-house development project or it can be contracted to one of the many highly-experienced design services professionals in Altera’s Design Services Network website.

Design Migration—View from the Top

From a high level, the similarities between the Xilinx Zynq family and the Altera SoC family are readily apparent, as shown in Figure 1. Both device families integrate a high-performance, 32 bit dual-core ARM Cortex-A9 MPCore processor along with their associated peripherals, all connected to a modern FPGA architecture with integrated hard intellectual property (IP) blocks (RAM blocks, digital signal processing (DSP) blocks, PCI Express® (PCIe®) blocks, high-speed serial transceivers, and so on). In both device families, a hardened DDR memory controller primarily serves the ARM processors and optionally serves functions in the programmable logic (PL) or FPGA. Altera SoCs also provide additional DDR hard memory controllers dedicated to FPGA-based functions. In Zynq, these DDR memory interfaces use PL resources.
There are multiple migration steps—some easy, some more difficult—depending on the complexity of the design, the characteristics of the system application, and your familiarity with processor and FPGA development tools. The complete migration process includes the following steps, as shown in Figure 2.

1. Archive the working Zynq application.
2. Acquire the necessary Altera development software.
3. Select the processor boot and FPGA configuration mode that best suits the application: SoC FPGAs support additional modes not available on Zynq.
4. Configure the SoC FPGA processor system and peripherals to best match the Zynq design. (Application software and operating system migration can begin early, while awaiting migration of the FPGA-based logic.)
   - Altera’s Qsys system integration tool simplifies the process of configuring peripherals and system features
   - Leverage new peripheral features, where applicable
   - Configure the bus interfaces between the SoC FPGA’s processor system and the FPGA
   - Configure the interfaces between the FPGA and the processor’s DDR memory controller
   - Connect the various system sideband signals, including DMA requests, interrupt requests, and resets
5. Migrate the PL design to the FPGA.
   - Usually created using highly-portable VHDL or Verilog
   - Soft- and hard IP block migration requires additional attention
   - Move Zynq PL-side soft DDR memory interfaces to the SoC FPGA’s full-featured hardened memory controllers

6. Automatically generate the hand-off files for operating system support, software development, and FPGA-adaptive software debugging

7. Migrate the operating system
   - Migrating between mutually-supported operating systems is the easiest
   - Migrating bare-metal or custom operating system applications requires more effort
   - Symmetric Multiprocessing (SMP) applications are easier to migrate than Asymmetric Multiprocessing (AMP) applications

8. Migrate the software application
   - Typically written in highly-portable C or C++
   - The ARM Cortex-A9 processor subsystems are nearly identical between Zynq and SoC FPGA

9. Debug the application using the ARM Development Studio 5 (DS-5™) Altera Edition Toolkit, which provides enhanced, FPGA-adaptive debugging capabilities
Before You Begin

Archival Now!

Before you begin the migration process, be sure to archive the entire working Zynq application, including code for both the processing system (PS) and PL portions. The archive is inexpensive insurance against accidental design changes that might creep in during the migration process.

The Right Tool for the Job

As with Zynq development, Altera’s development software targets both software and hardware design, as shown in Table 1. Altera’s SoC Embedded Design Suite (SoC EDS) primarily targets the ARM Cortex-A9 and the SoC FPGA’s hard processor system (HPS). The SoC EDS also includes the ARM DS 5Altera Edition software, including advanced FPGA-adaptive debugging.
FPGA development and debugging requires Altera’s Quartus® II development software. The free Quartus II Web Edition software supports all Cyclone® V SoCs but not the Arria® V SoC family. The Quartus II Subscription Edition software supports both SoC families.

Table 1. Altera SoC Development Software

<table>
<thead>
<tr>
<th>SoC Hardware Target</th>
<th>Development Function</th>
<th>Development Software</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARM Cortex-A9 processor-based HPS</td>
<td>Develop and debug an embedded software application or driver</td>
<td>SoC Embedded Design Suite ARM DS-5 Altera Edition</td>
</tr>
<tr>
<td>FPGA, included embedded IP blocks</td>
<td>Develop and debug an FPGA design</td>
<td>Quartus II Development Software Free Quartus II Web Edition software supports all Cyclone V SoCs except for Arria V SoCs The Quartus II Subscription Edition software supports all Cyclone V and Arria V SoCs</td>
</tr>
</tbody>
</table>

Altera’s FPGA development software offers a full suite of FPGA hardware debug tools, including System Console, SignalTap™ II logic analyzer, ModelSim®-Altera software, and Avalon®/AXI™ bus functional models (BFMs).

Tutorials
Developers familiar with the Zynq development flow and tools will be familiar with the SoC FPGA development environment. However, there are differences between the two environments. Table 5 lists some of the tutorials and resources available for various steps during the SoC FPGA development process. The check marks indicate the relevant materials for generating the hardware, firmware, and software portions of the system application.

Table 2. Altera SoC Development Tutorials

<table>
<thead>
<tr>
<th>Process</th>
<th>Hardware</th>
<th>Firmware</th>
<th>Software</th>
<th>Description</th>
<th>Tutorials and Resources</th>
</tr>
</thead>
<tbody>
<tr>
<td>Firmware, software, debugging IDE</td>
<td>□</td>
<td>√</td>
<td>√</td>
<td>ARM DS-5 Altera Edition</td>
<td>Video</td>
</tr>
<tr>
<td>Configure the HPS</td>
<td>□</td>
<td>□</td>
<td>□</td>
<td>Qsys tutorial</td>
<td>Video</td>
</tr>
<tr>
<td>Add IP to the FPGA</td>
<td>□</td>
<td>□</td>
<td>□</td>
<td>System Console</td>
<td>RocketBoards.org Wiki site</td>
</tr>
<tr>
<td>Functional verification of IP in the FPGA (isolated)</td>
<td>□</td>
<td>□</td>
<td>□</td>
<td>SoC EDS User Guide</td>
<td></td>
</tr>
<tr>
<td>Functional verification of IP in system (CPU control)</td>
<td>□</td>
<td>□</td>
<td>□</td>
<td>Qsys tutorial</td>
<td>Video RocketBoards.org Wiki site</td>
</tr>
<tr>
<td>Hardware or software hand-off</td>
<td>□</td>
<td>□</td>
<td>□</td>
<td>SoC EDS</td>
<td>RocketBoards.org Wiki site</td>
</tr>
</tbody>
</table>
### Choose a Boot and Configuration Mode Best for Your Application

Why choose a boot and configuration mode as the first step in the migration process? Zynq devices support one boot and configuration mode: the processor always boots first and then the processor loads the PL (FPGA) portion of the device. SoC FPGAs support the same mode but also offer two additional modes, as shown in Figure 5. In SoC FPGAs, the FPGA can configure first, connecting the CPU to boot devices or communication paths via the FPGA logic. Alternatively, both the CPU can boot and the FPGA can configure independently.

**Figure 3. Zynq and Altera SoC Boot and Configuration Modes**

Choosing a boot and configuration mode has direct implications on the next step—configuring the processor peripherals.

### Configuring the Processor System and Peripherals

While the ARM Cortex-A9 processing subsystems in the Zynq and SoC FPGA families are nearly identical, there are differences in the dedicated peripheral set, as shown in Figure 4. Fortunately, mapping from Zynq peripherals to SoC FPGA peripherals is relatively straightforward. There may be differences if a different boot or configuration mode is selected plus some differences in peripheral offerings or features. See the warning signs in Figure 4.
The Altera Qsys system integration tool greatly simplifies the setting up of the processor system and peripherals on SoC FPGAs, as shown in the SoC HPS System Generation Using Qsys training video on the YouTube website.

While the processor peripheral sets are roughly equivalent, there are a few significant differences. Zynq and SoC FPGA provide similar but architecturally different interfaces between the processor system and programmable logic, and between the programmable logic and the processor’s DDR memory controller.

For more information, refer to the “Interface Differences between Zynq and SoC FPGA” on page 8.

Zynq software applications are constrained to a 1 gigabyte (GB) address space while SoC FPGAs support the full 4 GB address space allowed with a 32 bit address. While Zynq’s DDR memory controller supports error correction code (ECC) functions only for a 16 bit memory interface, SoC FPGAs add ECC support for 32 bit wide memory interfaces.
Zynq devices include a parallel NOR flash interface. Instead of a parallel interface, move this function to a Quad SPI interface on the SoC FPGA. A quad serial peripheral interface (quad SPI) interface uses fewer pins but maintains similar flash memory data performance. If the application actually requires a parallel NOR flash interface, use the FPGA fabric to build it on an SoC FPGA.

Zynq devices include 256 KB of on-chip RAM. The Cyclone V and Arria V SoCs have 64 KB of on-chip RAM. Typically, large data structures reside in external DDR memory for both Zynq and SoC FPGA applications. But extra on-chip RAM space may be required in some designs, for example in specialized configuration and operating modes in secure systems. Applications that require this extra space should migrate to Arria 10 SoCs, which also include 256 KB of on-chip RAM.

Zynq devices have an integrated Xilinx analog-to-digital converter (XADC), primarily used for on-chip monitoring and for some analog sampling applications. Accomplish the similar functions in SoC FPGA by leveraging an off-chip analog device.

Lastly, specify the processor interfaces to FPGA-based peripherals or IP functions using the Qsys tool. Similarly, specify any connections from FPGA to the processor’s DDR memory controller. Be sure to consider the interface differences between Zynq and SoC FPGA, as described in the following sections.

**Interface Differences between Zynq and SoC FPGA**

Both Zynq and SoC FPGA provide ARM AXI-bus interfaces into the PL or FPGA. Similarly, both provide an interface from the PL or FPGA to the processor’s DDR memory controller. However, these interfaces are not directly compatible. The SoC FPGA has one less physical master interface from FPGA to the PS, but multiple masters easily share the single port.

**Programmable Logic and FPGA Interfaces to the Processor**

Within Zynq devices, the general-purpose AXI bus connections between the PS and PL are all 32 bits wide, as shown in Table 5 and Figure 5. There are two PS-to-PL ports and two PL-to-PS ports.

<table>
<thead>
<tr>
<th>Function/Feature</th>
<th>Xilinx Zynq</th>
<th>Altera SoC</th>
</tr>
</thead>
<tbody>
<tr>
<td>PL or FPGA Interconnect Path to Processor System</td>
<td>2X 32 bit AXI (PS→PL) → 2X 32 bit AXI (PL→PS)</td>
<td>High Bandwidth</td>
</tr>
<tr>
<td>Data port width</td>
<td>Fixed, x32</td>
<td>1X 32/64/128 bit AXI (HPS→FPGA)</td>
</tr>
<tr>
<td>Data port width Accelerator Coherency Port (ACP) path</td>
<td>64 bit AXI (PS→PL), dedicated port to PL</td>
<td>64 bit AXI; also includes HPS peripherals</td>
</tr>
</tbody>
</table>
SoC FPGAs use a different architecture, as shown in Table 5 and Figure 6. SoC FPGAs have two types of datapaths between the HPS and FPGA. A set of variable-width connections provides highest possible data bandwidth and includes buffering to provide clock crossing logic and datapath width matching between the HPS’ 64 bit AXI bus and the FPGA. The width of each FPGA-side interface is independently user-definable as 32 bits, 64 bits, or 128 bits.

A second type of connection provides a lightweight, low-latency, fixed-width, 32 bit path from the HPS to the FPGA, primarily for fast access to control and status registers within the FPGA application.

Lastly, both Zynq and SoC FPGAs also support coherent data transfers using ARM’s ACP. Zynq devices only support coherent transfers from the PL while SoC FPGA supports coherent transfers from both FPGA and HPS peripherals.

For more information about the Altera bridge interconnect design components and how they can be instantiated in Qsys, refer to the Qsys System Design Components section of the Quartus II Handbook.
**PL and FPGA Interfaces to the Processor’s DDR Memory Controller**

Both Zynq and SoC FPGA include a high-performance datapath between the PL or FPGA and the processor’s DDR memory controller, as listed in Table 4. Zynq has four 64 bit AXI-bus connections from the PL, multiplexed down to just two ports in the Zynq memory interconnect switch.

SoC FPGA has a direct 256 bit connection to the processor’s DDR memory that the FPGA application can allocate among different bus standards (AXI or Avalon Memory Mapped (Avalon-MM) interface) and different port widths (32, 64, 128, or 256 bits). The interface supports up to six command or response ports.

Additionally, the SoC FPGA interface includes a memory protection unit—similar to the processor’s MPU—that prevents accidental data corruption from FPGA-side data transactions.

<table>
<thead>
<tr>
<th>Function/Feature</th>
<th>Xilinx Zynq</th>
<th>Altera SoC</th>
</tr>
</thead>
<tbody>
<tr>
<td>PL or FPGA interconnect path to DDR memory controller</td>
<td>4X 64 bit AXI</td>
<td>256 bit AXI or Avalon-MM with configurable port width</td>
</tr>
<tr>
<td>Maximum interconnect ports</td>
<td>4X 64 bit read ports 4X 64 bit write ports</td>
<td>6 command or response ports 4 read ports 4 write ports</td>
</tr>
<tr>
<td>Port-size options</td>
<td>32/64 bits</td>
<td>32/64/128/256 bits</td>
</tr>
<tr>
<td>Memory protection unit</td>
<td>N/A</td>
<td>Yes</td>
</tr>
</tbody>
</table>

**System Sideband Signals (DMA Requests, Interrupts, and Resets)**

Besides the data bus connections, there are also various asynchronous control connections to the PL or FPGA. These controls include clocks, DMA requests, interrupt requests, and resets to and from the PL or FPGA.

In Zynq, a Watchdog Timer reset event always causes the entire system to reconfigure. In SoC FPGA, the response to a Watchdog Timer reset event is defined by the application. SoC FPGAs can reconfigure the FPGA fabric, similar to Zynq, or just reset specific flip-flops or functions within the FPGA application without reconfiguring the FPGA.

**Migrating PL to FPGA**

Both the Zynq and SoC FPGAs integrate leading-edge PL or FPGA fabric, as shown in Figure 1. Migrating a between the two is generally straightforward but requires some translation effort, as shown in Figure 7.
Figure 7. Migrating PL to FPGA in an Altera SoC

The Zynq PL also includes a variety of specialty hardened IP blocks, such as clock management blocks, block RAM, DSP blocks, PCIe interfaces, and so on. These functions are typically instantiated from within the HDL source files. Altera SoC integrates similar—but not identical—hard IP features so some translation may be required. An SoC FPGA IP block can be substituted, either directly in the source file or by creating an extra layer of VHDL or Verilog hierarchy to insulate and abstract away the hardware differences.

The speed of serial transceivers varies between the two families, so in some cases the transition from lower-speed to higher-speed transceivers may require some design attention.

The Zynq design may also include soft IP cores either from Xilinx or third parties. Similar IP cores may be available from Altera or its partners (For a complete listing, refer to the Intellectual Property page on the Altera website). As with the hard IP blocks, some translation effort is required, either directly or by adding a layer of abstraction.

Zynq devices have only one hard DDR memory controller, as part of the PS. One or more additional soft DDR memory controllers may be built from PL, separate from the processor’s hard memory controller. When migrating to an SoC FPGA, however, these soft memory controllers can be replaced by the one to three sophisticated hard memory controllers integrated within the FPGA fabric (see Figure 1), and compatible with the processor’s memory controller. Additional memory controllers can also be built using soft IP.
Generating the Hand-Off Files

After configuring the SoC FPGA system, automatically generate hand-off files specifically customized to the hardware specification. As shown in Figure 8, these files provide register definitions for software development and debugging plus used by the Device Tree builder for operating system support.

Figure 8. Generate Hand-Off Files for Software Development and Operating System Support

The Operating System Abstracts Processor Peripherals

Generally, most of the application software is highly portable between Zynq and SoC FPGA. After all, the software application is migrating from one ARM Cortex-A9 variant to another. The portability of the peripheral interfaces, however, depends on the operating system—or the lack of an operating system in a bare-metal application. Essentially, the operating system provides an abstraction layer between the software application running on the processor and the processor’s peripherals. The operating system creates a more uniform software application interface across different hardware.

System Built Using a Mutually-Supported Operating System

If using an operating system, simply configure the dedicated processor peripherals in the HPS using Altera’s Qsys SoC development software. Then, recompile your software application with the software-generated device tree or vendor-supplied board support package. The operating system and its support files insulate the application software against most low-level changes to address register locations, interrupt vectors, and so on.
Linux

Linux is the most popular operating system choice for Zynq and SoC FPGAs, as it is for most application-class embedded processing applications. When this document was created, there were five different variants of Linux available for Zynq devices, shown in Figure 9, including one version supported by the Yotco build environment and a commercial version of Linux from Wind River.

Altera supports a variety of open-source and commercial versions of Linux as well, including the popular Ångström Distribution. To provide a more stable and compatible version for consumer electronics, Altera supports versions of Linux under the Long Term Support Initiative (LTSI). Similarly, Altera supports one version under the Yotco build environment and a commercial version of Linux from Wind River.

To migrate an application:

- Configure the SoC FPGA peripherals using the Altera Qsys tool
- Generate the associated hand-off files for the Device Tree Builder
- Recompile the operating system and application

Linux Design and Development Support

The RocketBoards website (www.RocketBoards.org) provides links and resources for Linux developers using SoC FPGAs. The site includes the following:

- Latest information on Linux support for SoC FPGAs
- Links to SoC FPGA development boards
- Linux code repositories
- Build recipes
- Developer community and support mailing list

Other Commercial, Mutually-Supported Operating Systems

Besides Linux, other operating systems support both the Zynq and SoC FPGA platforms. Figure 10 provides a sample of the popular offerings available today, with more added all the time. A complete list of operating systems supported on SoC FPGA is available on the Altera SoC Ecosystem page on the Altera website.
If the operating system uses a device tree to integrate the necessary drivers (for example, Wind River VxWorks), then create a custom device tree using the automatically generated hand-off files and the device tree generator. If the operating system does not use a device tree, then manually integrate the drivers within the operating system’s specific driver infrastructure.

**Bare-Metal Systems**

Migrating bare-metal applications requires considerably more development effort than if exploiting a supported operating system. Without an operating system, the software application must directly control the peripheral hardware, thereby requiring intimate knowledge of register locations, interrupt vectors, and hardware functionality.

To accelerate bare-metal and proprietary operating system development, Altera provides a hardware library (HWLIB) that supports low-level access to the SoC FPGA features, shown in Figure 11. The hardware library includes an application programming interface (API) to an SoC Abstraction Layer (SoCAL), which provides a logical abstraction to physical peripherals, registers, and even bit-fields within registers. Additionally, HWLIB includes a Hardware Manager (HW Manager) API for pre-defined, device-specific configuration and control functions.
SMP Simplifies the Migration Process, but AMP is a Major Project

The dual-core ARM Cortex-A9 processor enables new processing techniques not available for single-core systems. SMP, where both processors operate independently but under a common operating system, is the most common multiprocessor programming model. Modern versions of Linux and VxWorks support SMP, use of which simplifies the migration process from Zynq to SoC FPGA.

In asymmetric multiprocessing (AMP), each processor operates independently, each running its own distinct operating system. For example, one processor may run a full-featured operating system while the other runs a smaller real-time operating system (RTOS).

Creating and migrating AMP designs can be painful, primarily because the two independent operating systems share the Level 2 (L2) cache, peripherals, and other hardware. Often, AMP implementations result in longer latency when accessing shared peripherals due to arbitration and less coherency. Additionally, there are subtle differences in L2 cache connectivity between Zynq and Altera SoC. These issues are not showstoppers, but certainly complicate the migration process for AMP designs.

If possible, consider migrating an AMP-style implementation over to an SMP-style implementation for better performance, support, and maintainability.

The Easy Part—Migrating the Application Software

The application software is perhaps the easiest portion of the design to migrate. In most designs, the application software is written in C or C++. Additionally, the underlying ARM Cortex-A9 processor subsystem is nearly identical between Zynq and SoC FPGA. One of the advantages of recompiling in the ARM DS-5 environment is that the ARM Compiler 5 included with the DS-5 software automatically vectorizes C or C++ code for the Cortex-A9’s NEON™ media coprocessor or floating-point unit, potentially saving a lot of manual code optimization.
Debugging and Verification Support

The ARM DS-5 Altera Edition Toolkit provides significant advantages for faster application development, board bring-up, and operating system development. Additionally, FPGA-adaptive debugging brings both the processor and FPGA-based functions into view.

- Whole-chip, FPGA-adaptive debugging, encompassing both processors and FPGA-based functions
- Register visibility across the entire design
- Cross-triggering and in-system trace
- Monitoring software, CPU, and FPGA hardware events
- ARM System Trace Macrocell (STM) for timestamping events in trace data stream, even from FPGA-based bus masters
- True multicore debugging
- Performance profiling of CPU and FPGA processes
- Native Linux support for hardware-assisted trace

For a deeper understanding, refer to the System Trace Macrocell Packs Major Benefits for High-Performance SoC System Debug White Paper.

SoC FPGA’s Common Footprint Provides Extra Design Flexibility

At the board level, packages and pin-outs may also differ between the two families. Designs using the Cyclone V SoC packages shown in Figure 12 can migrate between devices of different gate densities and between devices with or without transceivers. Note that the 672-ball package offers complete density migration between devices of different gate capacities, plus the added flexibility to migrate between devices with and without high-speed serial transceivers. Thus a single printed-circuit board design can support different potential product variants, each using the cost-optimized SoC FPGA that best meets the demands of the application.

<table>
<thead>
<tr>
<th>I/O Type</th>
<th>Device Family</th>
<th>Logic Capacity (KLEs)</th>
<th>Package Option</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Package Balls</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>484</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>19x19</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.8</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Ball Pitch (mm)</td>
</tr>
<tr>
<td>FPGA User I/Os</td>
<td>Cyclone V SoC (without transceivers)</td>
<td>25</td>
<td>66</td>
</tr>
<tr>
<td></td>
<td></td>
<td>40</td>
<td>66</td>
</tr>
<tr>
<td></td>
<td></td>
<td>85</td>
<td>66</td>
</tr>
<tr>
<td></td>
<td></td>
<td>110</td>
<td>66</td>
</tr>
<tr>
<td></td>
<td>Cyclone V SoC (without transceivers)</td>
<td>25</td>
<td>138 (6)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>40</td>
<td>138 (6)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>85</td>
<td>138 (6)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>110</td>
<td>138 (6)</td>
</tr>
<tr>
<td>Hard Processor System I/O (HPS, including DDR memory dedicated I/O)</td>
<td>151</td>
<td>181</td>
<td>181</td>
</tr>
</tbody>
</table>
The Arria V SoC family provides similar package migration flexibility, as shown in Figure 13. All Arria V SoC variants have high-speed serial transceivers.

**Figure 13. Density and Feature Migration between Arria V SoC Packages**

<table>
<thead>
<tr>
<th>I/O Type</th>
<th>Device Family</th>
<th>Logic Capacity (KLEs)</th>
<th>Package Option</th>
<th>Package Balls</th>
<th>Package (mm)</th>
<th>Ball Pitch (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Arria V SoC</td>
<td>350</td>
<td></td>
<td>896</td>
<td>1152</td>
<td>1517</td>
</tr>
<tr>
<td></td>
<td>(without</td>
<td>250 (12)</td>
<td></td>
<td>31x31</td>
<td>35x35</td>
<td>40x40</td>
</tr>
<tr>
<td></td>
<td>transceivers)</td>
<td></td>
<td></td>
<td>1.0</td>
<td>1.0</td>
<td>1.0</td>
</tr>
<tr>
<td></td>
<td>Hard Processor System I/O</td>
<td>460</td>
<td>250 (12)</td>
<td>385 (18)</td>
<td>540 (30)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(HPS, including DDR memory dedicated I/O)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Conclusion**

While no automated migration tools exist, to migrate an existing Zynq design to an Altera SoC manually can be a straightforward process, depending on the complexity and characteristics of the design. Many pieces of the design will migrate with little attention, while others may require adjustment or use of wrappers to adapt to detailed differences between the two families.

Is the migration task worth it? Many applications directly benefit from Altera SoC’s hardware and software differences, as more thoroughly described in the *Architecture Matters: Choosing the Right SoC FPGA for Your Application White Paper*. Nor should a design team underestimate the advantages of system development exploiting ARM’s DS-5 Altera Edition software. Further production cost savings, greater package flexibility, and higher system performance also figure in. This guide gives you a basis for understanding and sizing the migration task to reach an appropriate decision.

**Further Information**

To learn more, refer to the following resources:

- Altera SoC Overview  

- Altera SoC Developer Resources  

- Altera Forum: SoC  

- Operating System (OS) Support for Altera SoCs  

- Software Download Center  

- Software Licensing  
  [www.altera.com/download/licensing/lic-index.html](http://www.altera.com/download/licensing/lic-index.html)
Document Revision History

Table 5 lists the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>April 2015</td>
<td>1.0</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>