



# INTEL<sup>®</sup> SSD DC P3700 & P3600 SERIES

DP05 (Maintenance Release 8)

Dell-PE

March 2017

# DP04 (MR7) Overview Intel® SSD DC P3700/P3600 Series

## Changes from previous release:

- UEFI area is now populated, enabling Boot Capabilities
- Log Pages Added:
  - NVMe\* IO Queue Metrics Page
  - Secure Erase Command Monitoring Page
- Secure Erase Command User Data Erase Update
- Misc. sightings closure and improvement on product health (Frequent OS Reboots, Formatted 4k + Diff, etc.)



Firmware Release	Previous (MR7)	New (MR8)
Firmware binary	Rev8000DP04.bin	Rev8000DP05.bin

\*Other names and brands may be claimed as the property of others.

# Firmware Upgrade Paths from Previous Release

- The following firmware upgrades will require 3-step process
  - 8DV10110 --> 8DV10152 --> 8DV1DP00--> 8DV1DP05
- The following firmware upgrades will require 2-step process
  - 8DV10152 --> 8DV1DP00--> 8DV1DP05
- The following firmware upgrades can be performed in a single step using the combined binary file
  - 8DV1DB31 --> 8DV1DP05
  - 8DV1DP00 --> 8DV1DP05
  - 8DV1DP01 --> 8DV1DP05
  - 8DV1DP02 --> 8DV1DP05

# Sightings: Fixed

Description	Status
Drive may enter disable logical mode after frequent, repeated O/S reboots	Fixed by Firmware
Sequential read performance decay	Fixed by Firmware
Formatted 4K+ DIF can cause read errors	Fixed by Firmware
Submission Queue fetcher error and PCIe bus reset	Fixed by Firmware
Logical Block Address Mis-match (XN022 Assert)	Fixed by Firmware
High read latency when running workload with 512k sequential writes	Fixed by Firmware
Sequential read performance decay	Fixed by Firmware
XN022 Asserted drive while running random IO	Fixed by Firmware
Unresponsive drive upon AER notification	Fixed by Firmware
Disabled logical state caused by FLR and firmware handling	Fixed by Firmware
Feature Request: Add Data At Rest Security Solution	Under Investigation
I2C Bus Hang after continuous reboots	Under Investigation

# Legal Disclaimer

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

This document contains information on products in the design phase of development.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase.


Results have been estimated or simulated and are provided for informational purposes only. Results were derived using simulations run on an architecture simulator or model. Any difference in system hardware or software design or configuration may affect actual performance.

Intel does not control or audit the design or implementation of third party benchmark data or Web sites referenced in this document. Intel encourages all of its customers to visit the referenced Web sites or others where similar performance benchmark data are reported and confirm whether the referenced benchmark data are accurate and reflect performance of systems available for purchase.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2017 Intel Corporation. All rights reserved.



experience  
what's inside™