Contents

1.0 Introduction ..............................................................................................................5
  1.1 Terminology .......................................................................................................6
  1.2 Reference Documents .........................................................................................6
  1.3 Package Thermal Models ......................................................................................7
  1.4 Package Information ............................................................................................7

2.0 Thermal Specification ............................................................................................9
  2.1 Thermal Design Power .........................................................................................9
  2.2 Maximum Allowed Component Temperature .........................................................9

3.0 Package Mechanical Specification ........................................................................10
  3.1 Land Pattern Guidance for Optimum Reliability Performance ....................................10

4.0 Thermal Solution Requirements .............................................................................11
  4.1 Heatsink Design Considerations .........................................................................11
  4.2 Heatsink Size ....................................................................................................11
  4.3 System-Level Thermal Solution Considerations ......................................................12
  4.4 Characterizing the Thermal Solution Requirement ..................................................12
  4.5 Thermal Performance Requirements .....................................................................13

5.0 Reference Heatsink ...............................................................................................14
  5.1 Maximum Ambient Approximations ......................................................................15
  5.2 Heatsink Orientation ..........................................................................................15
  5.3 Thermal Interface Material (TIM) Thickness ..........................................................16
  5.4 Heatsink Installation ..........................................................................................16
  5.5 Reference Heatsink Supplier ...............................................................................16

6.0 Thermal Metrology ...............................................................................................17
  6.1 T_{CASE} Temperature Measurements ....................................................................17
     6.1.1 Bare Die ...............................................................................................17
     6.1.2 Passive Heatsink ....................................................................................17

Figures
  1 Mechanical Drawing ............................................................................................8
  2 Model Temperatures ..............................................................................................13
  3 Reference Heatsink Form Factor .............................................................................14
  4 Intel® Quark™ SoC X1000 Industrial Reference Platform Design .............................15
  5 Reference Heatsink Groove for a Thermocouple ......................................................17

Tables
  1 Terminology .......................................................................................................6
  2 Reference Documents ............................................................................................6
  3 SKU Definitions ....................................................................................................9
  4 Maximum Ambient Approximation .......................................................................15
## Revision History

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>April 2014</td>
<td>001</td>
<td>Initial public release</td>
</tr>
</tbody>
</table>
1.0 Introduction

The Intel® Quark™ SoC X1000 is designed to be used in low-power embedded headless applications. Although the SoC is low power, it could be deployed in harsh industrial environments where the ambient temperature is high. Therefore, to ensure quality, reliability, and performance goals over the product’s life cycle, the heat generated by the component must be properly dissipated. Typical methods to improve heat dissipation include the selective use of airflow ducting and chassis design, and the use of heatsinks.

The goals of this document are to:

- Describe the thermal and mechanical specifications for the Intel® Quark™ SoC X1000
- Describe the reference solutions that meet the Intel® Quark™ SoC X1000 thermal and mechanical specifications

A properly designed thermal solution adequately cools the device die temperature at, or below, the thermal specification. This is accomplished by providing a suitable local ambient temperature, ensuring adequate local airflow, and minimizing the die to local ambient thermal resistance. Operation outside the functional limits can degrade system performance and may cause permanent changes in the operating characteristics of the component.

This document addresses thermal and mechanical design specifications for the Intel® Quark™ SoC X1000 only.

Note: Unless otherwise specified, the term SoC refers to the Intel® Quark™ SoC X1000.
1.1 Terminology

Definitions of terms used in this document are listed in Table 1.

Table 1. Terminology

<table>
<thead>
<tr>
<th>Term</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>FCBGA</td>
<td>Flip Chip Ball Grid Array. A package type defined by a plastic substrate where a die is mounted using an under-fill C4 (Controlled Collapse Chip Connection) attach style. The primary electrical interface is an array of solder balls attached to the substrate opposite the die. Note: The device arrives at the customer with solder balls attached.</td>
</tr>
<tr>
<td>TCASE</td>
<td>The temperature of the component. This temperature is measured at the geometric center of the top of the package die. Also referred to as TC.</td>
</tr>
<tr>
<td>TCASE-MAX</td>
<td>Maximum allowed component temperature. This temperature is measured at the geometric center of the top of the package die. Also referred to as TC-MAX.</td>
</tr>
<tr>
<td>TDP</td>
<td>Thermal Design Power. Target power dissipation level for thermal solution design. TDP is based on worst-case real world applications and benchmarks at maximum component temperature. TDP is not theoretical maximum power.</td>
</tr>
<tr>
<td>TIM</td>
<td>Thermal Interface Material. Thermally conductive material installed between two surfaces to improve heat transfer and reduce interface contact resistance.</td>
</tr>
<tr>
<td>TJ</td>
<td>The junction temperature of the component. Also referred to as TJUNCTION.</td>
</tr>
<tr>
<td>TJ-MAX</td>
<td>Maximum allowed component junction temperature.</td>
</tr>
<tr>
<td>TLA</td>
<td>Local ambient temperature. This is the temperature measured inside the chassis, approximately 1” upstream of a component heatsink. Also referred to as TA.</td>
</tr>
<tr>
<td>TSINK</td>
<td>Temperature measured at geometric center of the bottom surface of the heatsink base. Also referred to as TS.</td>
</tr>
<tr>
<td>ΨCA</td>
<td>Case-to-ambient thermal characterization parameter. A measure of the thermal solution thermal performance using the total package power. Defined as (TCASE - TLA)/Total Package Power. Note: Heat source must be specified for Ψ measurements.</td>
</tr>
<tr>
<td>ΨCS</td>
<td>Case-to-sink thermal characterization parameter. A measure of the thermal interface material performance using the total package power. Defined as (TCASE - TS)/Total Package Power. Also referred to as ΨTIM. Note: Heat source must be specified for Ψ measurements.</td>
</tr>
<tr>
<td>ΨJA</td>
<td>Junction-to-local ambient thermal characterization parameter (°C/W)</td>
</tr>
<tr>
<td>ΨSA</td>
<td>Sink-to-ambient thermal characterization parameter. A measure of the heatsink thermal performance using the total package power. Defined as (TS - TLA)/Total Package Power. Note: Heat source must be specified for Ψ measurements.</td>
</tr>
<tr>
<td>WTMD</td>
<td>Wide Trace Metal Defined</td>
</tr>
</tbody>
</table>

1.2 Reference Documents

Table 2 lists the reference documents.

Table 2. Reference Documents

<table>
<thead>
<tr>
<th>Document</th>
<th>Document #</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® Quark™ SoC X1000 – Ball Out and Mechanical Package</td>
<td>514263</td>
</tr>
<tr>
<td>Intel® Quark™ SoC X1000 Datasheet</td>
<td>329676</td>
</tr>
<tr>
<td>Intel® Quark™ SoC X1000 Thermal Model User Guide (FloTherm*/Icepak*)</td>
<td>538053</td>
</tr>
<tr>
<td>Intel® Quark™ SoC X1000 Thermal Models</td>
<td>543243</td>
</tr>
</tbody>
</table>
1.3 Package Thermal Models

Intel provides thermal simulation models of the device and a thermal model user’s guide to aid system designers in simulating, analyzing, and optimizing a thermal solution in an integrated system-level environment. The models are for use with commercially available Computation Fluid Dynamics (CFD) based thermal analysis tools FloTHERM* by Mentor Graphics and Icepak* by ANSYS.

1.4 Package Information

The SoC utilizes a 15 x 15 mm Flip-Chip Ball Grid Array (FCBGA) package as shown in Figure 1. The FCBGA package is a bare die package and is in direct contact with the thermal solution. Note that there are capacitors near the die. Although the die-side capacitors are slightly shorter than the silicon die, be careful to avoid contacting the capacitors with electrically conductive materials or a heatsink base. Consider using an insulating material between the capacitors and heatsink to prevent capacitor shorting.

The data provided in this section is for reference purposes only. Refer to Intel® Quark™ SoC X1000 Datasheet for up-to-date information. In the event of conflict, the device’s datasheet supersedes data shown in these figures.
2.0 Thermal Specification

2.1 Thermal Design Power

The maximum allowed component temperature lists the Thermal Design Power (TDP) specifications. TDP is the recommended design point for the thermal solution power dissipation. TDP is based on running the worst-case, real-world applications and benchmarks at the maximum component temperature. TDP is not the absolute worst case power. It could, for example, be exceeded under a synthetic worst-case condition or under short power spikes. The thermal solution design must keep the component’s maximum temperature within the specification while dissipating TDP.

Heat transfer through the FCBGA package and into the baseboard is limited. Since the cooling capacity without a thermal solution is also limited when the local ambient temperature is high, Intel recommends the use of a heatsink beyond a particular ambient temperature. This point changes based on the open PCB or enclosed environments.

2.2 Maximum Allowed Component Temperature

The SoC must maintain a maximum temperature at or below the value specified in Table 3. See Section 6.0, “Thermal Metrology” on page 17 for recommendations on temperature measurements using thermocouples to ensure the temperature is below the specification.

Table 3. SKU Definitions

<table>
<thead>
<tr>
<th></th>
<th>SKU1 (Commercial)</th>
<th>SKU2 (Extended)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TDP (W)</td>
<td>2.7</td>
<td>2.6</td>
</tr>
<tr>
<td>TJ-MAX (°C)</td>
<td></td>
<td>110</td>
</tr>
<tr>
<td>TCASE-MIN (°C)</td>
<td>0</td>
<td>-40</td>
</tr>
<tr>
<td>TAMBIENT (°C)</td>
<td>70</td>
<td>85</td>
</tr>
</tbody>
</table>

Note: Specifications presented in this table are preliminary and subject to change without notice.
3.0 Package Mechanical Specification

Due to Intel® Quark™ SoC X1000 design specifics, mechanical loading concerns must be assessed on a case-by-case basis. Please contact your local FAE for information regarding the maximum allowable static loading and package strain capability.

3.1 Land Pattern Guidance for Optimum Reliability Performance

Note: I/O Trace = 4mil

Note: WTMD = Wide Trace Metal Defined = 10mil

Note: No 2WTMD or SMD pads allowed in Die Shadow.

<table>
<thead>
<tr>
<th>Pad Color</th>
<th>Pad Description</th>
<th>Quantity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Blue</td>
<td>Pkg corner 14mil/SMD/CTF on 20mil metal pad (or flood Cu). Pins to be Redundant Pwr or Gnd.</td>
<td>8</td>
</tr>
<tr>
<td>Red</td>
<td>12mil/MD/CTF</td>
<td>8</td>
</tr>
<tr>
<td>Cyan</td>
<td>11mil/MD/CTF</td>
<td>8</td>
</tr>
<tr>
<td>Yellow</td>
<td>10x13.5mil/MD/CTF</td>
<td>40</td>
</tr>
<tr>
<td>Green</td>
<td>12mil/1WTMD/MD/CTF, wide trace = 10mil</td>
<td>257</td>
</tr>
<tr>
<td>Purple</td>
<td>DS CTF 14mil/1WTMD, wide trace = 10mil</td>
<td>72</td>
</tr>
</tbody>
</table>

Total 393
4.0 Thermal Solution Requirements

4.1 Heatsink Design Considerations

To dissipate the heat generated by the SoC, three basic parameters should be considered.

1. **The area of the surface on which the heat transfer takes place.** Without any enhancements, this is the surface of the die. One method to improve thermal performance is to attach a heatsink to the die. A heatsink increases the effective heat transfer surface area by conducting heat out of the die and into the surrounding air through fins attached to the heatsink base.

2. **The conduction path from the heat source to the heatsink fins.** Providing a direct conduction path from the heat source to the heatsink fins and selecting materials with higher thermal conductivity typically improves heatsink performance. The length, thickness, and conductivity of the conduction path from the heat source to the fins directly impact the thermal performance of the heatsink. In particular, the quality of the contact between the package die and the heatsink base has a higher impact on the overall thermal solution performance as the SoC cooling requirements become stricter. Thermal Interface Material (TIM) is used to fill the gap between the die and the bottom surface of the heatsink, and thereby improve the overall performance of the stack-up (die-TIM-heatsink). With extremely poor heatsink interface flatness or roughness, TIM may not adequately fill the gap. The TIM thermal performance depends on its thermal conductivity as well as the pressure applied to it.

3. **The heat transfer conditions on the surface on which heat transfer takes place.** Convective heat transfer occurs between the airflow and the surface exposed to the flow. It is characterized by the local ambient temperature of the air, TLA, and the local air velocity over the surface. The higher the air velocity over the surface and the cooler the air, the more efficient is the resulting cooling. The nature of the airflow can also enhance heat transfer via convection. Turbulent flow can provide improvement over laminar flow. In the case of a heatsink, the surface exposed to the flow includes in particular the fin faces and the heatsink base.

Active heatsinks typically incorporate a fan that helps manage the airflow through the heatsink. Passive heatsink solutions require in-depth knowledge of the airflow in the chassis. Typically, passive heatsinks see lower air speed. These heatsinks are therefore usually larger (and heavier) than active heatsinks due to the increase in the fin surface required to meet the required performance. As the heatsink fin density (the number of fins in a given cross-section) increases, the resistance to the airflow increases; it is more likely that the air travels around the heatsink instead of through it, unless air bypass is carefully managed. Using air-ducting techniques to manage the bypass area can be an effective method for controlling airflow through the heatsink.

4.2 Heatsink Size

The size of the heatsink is dictated by the height restrictions for installation in a system and by the space available on the motherboard and other considerations for component height and placement in the area potentially impacted by the heatsink. The height of the heatsink must comply with the requirements and recommendations published for the motherboard form factor of interest.
4.3 System-Level Thermal Solution Considerations

The heat generated by components within the chassis must be removed to provide an adequate operating environment for the processor and other components. Moving air through the chassis brings in air from the external ambient environment and removes the heat generated by the SoC and other components. The number, size, and relative position of the vents determine the chassis thermal performance, and the resulting ambient temperature around the processor.

The size and type (passive for the SoC) of the thermal solution and the amount of system airflow can be traded off against each other to meet specific system design constraints. Additional constraints are board layout, spacing, component placement, acoustic requirements, and structural considerations that limit the thermal solution size. For more information, see the appropriate form factor’s thermal design suggestions.

To develop a reliable, cost-effective thermal solution, thermal characterization and simulation should be carried out at the system level, accounting for the thermal requirements of each component.

4.4 Characterizing the Thermal Solution Requirement

The idea of a thermal characterization parameter, \( \Psi \) (Greek letter Psi), is a convenient way to characterize the performance needed for the thermal solution and to compare thermal solutions in identical situations (i.e., heating source, local ambient conditions, etc.). The thermal characterization parameter is calculated using the total package power, whereas actual thermal resistance, \( \Theta \) (theta), is calculated using the actual power dissipated between two points. Measuring the actual power dissipated into the heatsink is difficult, since some of the power is dissipated via heat transfer into the package and the board.

The junction-to-local ambient thermal characterization parameter \( \Psi_{JA} \) is used as a measure of the thermal performance of the overall thermal solution. The \( \Psi_{JA} \) is measured in units of °C/W and defined by the following equation:

\[
\text{Equation 1. } \Psi_{JA} = \frac{(T_J - T_{LA})}{TDP}
\]

The junction-to-local ambient thermal characterization parameter, \( \Psi_{JA} \), is comprised of \( \Psi_{JS} \), the thermal interface material thermal characterization parameter, and of \( \Psi_{SA} \), the sink-to-local ambient thermal characterization parameter. The \( \Psi_{JA} \) is defined by the following equation:

\[
\text{Equation 2. } \Psi_{JA} = \Psi_{JS} + \Psi_{SA}
\]

The \( \Psi_{JS} \) is strongly dependent on the thermal conductivity and thickness of the TIM between the heatsink and device package.

The \( \Psi_{SA} \) is a measure of the thermal characterization parameter from the bottom of the heatsink to the local ambient air. The \( \Psi_{SA} \) is dependent on the heatsink material, thermal conductivity, and geometry. The \( \Psi_{SA} \) is also strongly dependent on the air velocity through the fins of the heatsink. Figure 2 illustrates the combination of the different thermal characterization parameters.
4.5 Thermal Performance Requirements

The following example demonstrates the required heatsink performance for a given set of boundary conditions. For this calculation assume:

- $T_{DP} = 2.7 \text{ W}$
- Processor Local Ambient Temperature ($T_{LA}$) = 70 °C
- $T_{J-MAX} = 110$ °C

Using Equation 1, the junction-to-local ambient resistance can be calculated.

**Equation 3. Maximum Allowable Resistance Calculation**

$$
\psi_{JA} = \frac{T_{J-MAX} - T_{LA}}{TDP} = \frac{110 - 70}{2.7} = 14.81 \text{ °C/W}
$$

If the assumption is a TIM impedance of 0.3 C/W ($\psi_{JS}$), the required heatsink performance ($\psi_{SA}$) can be calculated. The TIM impedance is provided by the manufacturer as pressure vs. impedance curves and can be used to select a proper TIM for a given application.

**Equation 4. Required Heatsink Performance**

$$
\psi_{SA} = \psi_{JA} - \psi_{JS} = 14.81 - 0.3 = 14.51 \text{ °C/W}
$$

It is evident from the above calculations that a reduction in the local ambient temperature can have a significant effect on the junction-to-ambient thermal resistance requirement. This effect can contribute to a more reasonable thermal solution including reduced cost, heatsink size, heatsink weight, or a lower system airflow rate.
5.0 Reference Heatsink

Figure 3 shows the reference heatsink form factor.

**Figure 3. Reference Heatsink Form Factor**

*Note:* The drawing is a property of Alpha Novatech®. Contact the vendor for more details.
5.1 Maximum Ambient Approximations

The $T_{\text{CASE}}$ measurements were taken with the Intel® Quark™ SoC X1000 Industrial Reference Platform running a generic application stressing CPU, memory, I/O, WiFi, and Ethernet.

The Reference Platform was run in four different configurations: horizontal and vertical, with and without a case. In all four test instances the heat sink was not used.

The test results can be used to approximate at which ambient temperature the Reference Platform can operate without a heat sink. As an example, the results of horizontal configuration with a chassis, the SoC $T_{\text{CASE}}$ while running at 22 °C ambient is 85.2 °C. Using the $T_{\text{CASE}}$ specification of 105 °C, the max ambient the board can run at in this particular configuration is 41.8 °C. Increasing the heat transfer from the SoC to the environment can increase the maximum ambient temperature at which the board can operate safely under the $T_{\text{J-MAX}}$ specification (i.e., adding a Heat Sink). Similar approximations are for all test conditions are listed in Table 4.

**Table 4. Maximum Ambient Approximation**

<table>
<thead>
<tr>
<th>Orientation</th>
<th>Horizontal w/ Chassis</th>
<th>Vertical w/ Chassis</th>
<th>Horizontal w/o Chassis</th>
<th>Vertical w/o Chassis</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{\text{CASE}}$ (°C)</td>
<td>85.2</td>
<td>78.1</td>
<td>70.0</td>
<td>62.8</td>
</tr>
<tr>
<td>$T_{\text{AMBIENT}}$ (°C)</td>
<td>22</td>
<td>22</td>
<td>22</td>
<td>22</td>
</tr>
<tr>
<td>Maximum Ambient (°C)</td>
<td>41.8</td>
<td>48.9</td>
<td>57.0</td>
<td>64.2</td>
</tr>
</tbody>
</table>

The maximum ambient calculations are made based on measurements taken on a single sample, at room temperature and does not take into account part-to-part variation. Results may vary with different boundary conditions (e.g., chassis venting, board layout, application workload, elevated ambient, etc.).

**Note:**

The maximum ambient calculations are made based on measurements taken on a single sample, at room temperature and does not take into account part-to-part variation. Results may vary with different boundary conditions (e.g., chassis venting, board layout, application workload, elevated ambient, etc.).

**Note:**

As of the time of this publication, $T_{\text{CASE}}$ estimates with a heatsink are not available.

5.2 Heatsink Orientation

The heatsink orientation for a vertically oriented board should be placed such that the fins are parallel to the direction of flow. For passive applications this means orienting the heatsink fins parallel with gravity.
The effect of heatsink orientation on a horizontally oriented board does not have significant impact on the efficacy of the thermal solution. Slight performance benefits may be seen if the fins are orientated perpendicular to the chassis vents. System modeling and testing need to be performed to ensure the $T_{\text{CASE}}$ is maintained below the maximum allowable temperature specification defined in Table 4.

### 5.3 Thermal Interface Material (TIM) Thickness

The reference heatsink comes assembled with the TIM attached. The TIM performance can be requested from the supplier if choosing a third-party manufacturer.

### 5.4 Heatsink Installation

The reference solution shown in Figure 3 on page 14 comes fully assembled with TIM, push pins, springs, and heatsink from Alpha Novatech, Inc. The drawing can be used for board level KOZ’s and mounting hole locations during board layout. To install the heatsink to the SoC package, simply push the pins into the through holes on the PCB surrounding the SoC package. The pins are flanged such that a clicking sound is heard once the pin is fully engaged.

### 5.5 Reference Heatsink Supplier

Alpha Novatech

http://alphanovatech.com
6.0 Thermal Metrology

6.1 $T_{CASE}$ Temperature Measurements

6.1.1 Bare Die
For bare die applications, the $T_{CASE}$ measurements can be taken by using epoxy to attach a thermocouple onto the center of the die. Smaller thermocouples will lead to more accurate temperature measurements.

6.1.2 Passive Heatsink
For passive heatsink applications, Intel recommends attaching a thermocouple to the center of a grooved heatsink for temperature measurement ($T_{SINK}$). For more information on thermocouple attach methodologies contact your Intel FAE. Figure 5 is an example of a grooved heatsink for attaching a thermocouple for $T_{SINK}$ measurements. The $T_{SINK}$ along with the case-to-sink resistance (or TIM resistance), the $\psi_{CS}$ allows for estimation of the $T_{CASE}$ for a particular application.

Note: Intel advises against using a thermocouple to measure $T_{CASE}$ with an ungrooved heatsink. The thermocouple bead/epoxy causes stress concentrations in the center of the die which could lead to die cracking.

Note: Information regarding the TIM resistance vs. pressure can be requested from the TIM manufacturer.

Figure 5. Reference Heatsink Groove for a Thermocouple
Sample calculation, assume:
- TDP = 2.7W
- $\Psi_{CS} = 2$ °C/W
- $T_{SINK} = 95$ °C (measured)

With the above parameters, the $T_{CASE}$ of the SoC can be estimated:

**Equation 5. Case-to-Sink (TIM) Resistance**

\[
\Psi_{CS} = \frac{T_{CASE} - T_{SINK}}{TDP}
\]

Using Equation 5:

\[
T_{CASE} = \Psi_{CS} \times TDP + T_{SINK} = 2.0 \times 2.7 + 95 = 100.4^\circ C
\]

The calculation shows the impact of TIM performance on overall thermal solution efficacy.