GALILEO

INTEL QUARK X1000

FAB D

PB: G87173-204
PBA: G87171-400
<table>
<thead>
<tr>
<th>SHEET NUMBER</th>
<th>SHEET NAME</th>
<th>SHEET NUMBER</th>
<th>SHEET NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>TITLE PAGE</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>TABLE OF CONTENTS</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>DISCLAIMER</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>SYSTEM BLOCK DIAGRAM</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>QUARK DDR3 &amp; PCIe</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>QUARK GPIO</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>QUARK MISC</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>QUARK POWER</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>QUARK DECOUPLING</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>DRAM 1</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>DRAM 2</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>DRAM TERMINATION</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>MINI PCIE CONNECTOR</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>MICRO SD CONNECTOR</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>USB CONNECTORS</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>UART 1</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>LAN</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>SPI: ADC/FLASH</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>I2C PROM &amp; JTAG CONN</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>QUARK STRAPS</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>EXTERNAL IO MUXING</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>ANALOG CONNECTOR &amp; MIXES</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>EXTERNAL IO CONNECTORS</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>VOLTAGE REGULATORS</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>VOLTAGE REGULATORS</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>VOLTAGE REGULATORS</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>POWER BUTTONS &amp; MISC</td>
<td>D</td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>TABLE OF CONTENTS</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>TITLE PAGE</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>TABLE OF CONTENTS</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>DISCLAIMER</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>SYSTEM BLOCK DIAGRAM</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>QUARK DDR3 &amp; PCIe</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>QUARK GPIO</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>QUARK MISC</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>QUARK POWER</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>QUARK DECOUPLING</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>DRAM 1</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>DRAM 2</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>DRAM TERMINATION</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>MINI PCIE CONNECTOR</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>MICRO SD CONNECTOR</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>USB CONNECTORS</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>UART 1</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>LAN</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>SPI: ADC/FLASH</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>I2C PROM &amp; JTAG CONN</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>QUARK STRAPS</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>EXTERNAL IO MUXING</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>ANALOG CONNECTOR &amp; MIXES</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>EXTERNAL IO CONNECTORS</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>VOLTAGE REGULATORS</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>VOLTAGE REGULATORS</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>VOLTAGE REGULATORS</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>POWER BUTTONS &amp; MISC</strong></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Intel® Galileo Design Document

This Intel® Galileo design document is licensed by Intel under the terms of the Creative Commons Attribution Share-Alike License (ver. 3), subject to the following terms and conditions.

The Intel® Galileo design document IS PROVIDED "AS IS" AND "WITH ALL FAULTS." Intel DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED REGARDING THE GALILEO DESIGN OR THIS GALILEO DESIGN DOCUMENT INCLUDING, BUT NOT LIMITED TO, ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

Intel® may make changes to the specifications, schematics and product descriptions at any time, without notice. The Customer must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel® reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. ENJOY!
STITCHING CAPS FOR SPLIT PLANES

PLACE AS CLOSE AS POSSIBLE TO SIGNAL VIAS

STITCHING CAPS FOR SIGNAL REFERENCE TRANSITION
DESIGN NOTE:
A14, A15 ALLOW FOOTPRINT COMPATIBILITY WITH
2GBIT (256MBIT X 8) AND 4GBIT (512MBIT X 8) DEVICES

SDRAM 1
2GBIT (256MBIT X 8) AND 4GBIT (512MBIT X 8) DEVICES

PLACE 0.1UF DECOUPLING AS CLOSE AS POSSIBLE TO DRAM PINS

DESIGN NOTE:
A14, A15 ALLOW FOOTPRINT COMPATIBILITY WITH
G87171 HILLSBORO OR 97124

ORDER NUMBER: 329682-001 US
Distribute Decoupling Among Termination Resistors

- CAD:
- R1A20
- R1A19
- R1A18
- R1A17
- R1A16
- R1A15
- R1A14
- R1A13
- R1A12
- R1A11
- R1A10
- R1A9
- R1A8
- R1A7
- R1A6
- R1A5
- R1A4
- R1A3
- R1A2
- R1A1
- R1A0

- C1A7
- C1A6
- C1A5
- C1A4
- C1A3
- C1A2
- C1A1
- C1A0

- VTT

- B4L23
- B4L22
- A4L21
- A4L20
- B4L19
- B4L18
- A4L17
- B4L16
- B4L15
- A4L14
- B4L13
- A4L12
- B4L11
- A4L10
- B4L9
- A4L8
- B4L7
- A4L6
- B4L5
- A4L4
- B4L3
- A4L2
- B4L1

- M_CAS
- M_CKE
- M_CS
- M_RAS
- M_WE
- M_CK
- M_CK

- G73524-001
- M_CK_N
- M_CK_CAP
- B4L7
- A4L6
- B4L5
- A4L4
- B4L3
- A4L2
- B4L1

- SDRAM Termination

- Order Number: 329682-001US
CAD NOTE:
PLACE SD LED CLOSE TO THE SDIO CONN
TX/RX RS-232 UTILIZING 3.5MM AUDIO CONNECTOR

NOTE: THIS IS NOT AUDIO
CAD NOTE:
PLACE CAPACITORS C1M3 & C1M5 CLOSE TO PFBIN(PIN18&37)

CAD NOTE:
PLACE RESISTOR AND CAPAS CLOSE TO RMII PHY

CAD NOTE:
LENGTH MATCH CLOCK SPLIT. TRACE BETWEEN PIN 1 OF RESISTORS SHOULD BE SHOWN

PLACE CAPACITORS CLOSE TO PFBOUT(PIN23)

CAD NOTE:
PLACE CAPACITORS CLOSE TO PFBOUX(PIN23)

3 LED SIGNALS BELOW HAVE INTEGRAL PULL UP PER DATASHEET

CAD NOTE:
PLACE LED FOR PJ29, PJ30, PJ31
CAD NOTE:
PLACE DECOUPLING CAPACITORS AS CLOSE AS POSSIBLE TO U2B1
V3P3_S5 IS GENERATED W ON-BRD REGULATOR

V1P5_S5 IS GENERATED W ON-BRD REGULATOR

V1P0_S5 IS GENERATED INTERNALLY

V1P0_S3 IS GENERATED INTERNALLY

V1P0_S0 IS GENERATED W ON-BRD REGULATOR

CAD NOTE:
PLACE DECOUPLING CAPS AS CLOSE AS POSSIBLE TO SWITCH PINS

INTEL CORPORATION
REV:
DOCUMENT NUMBER:
TITLE:
7
1
D
D
2 1345
8
A
B
67
A
45
C
B
C
8
2
6
3
RECOMMENDED POWER SUPPLY:
X = TYPE OF BLADE. REFER TO DATASHEET
EMEA050300X P5P-SZ

CONNECTOR TRUTH TABLE
PWR BRICK IN  PIN2&PIN3 DISCONNECTED  PIN3=PU TO 5V  V5_ALW_ON=BRICK PWR
PWR BRICK OUT PIN2&PIN3 SHORTED  PIN3=GND  V5_ALW_ON=VBUS_IN

CONNECTOR TRUTH TABLE
PWR BRICK IN  PIN2&PIN3 DISCONNECTED  PIN3=PU TO 5V  V5_ALW_ON=BRICK PWR
PWR BRICK OUT PIN2&PIN3 SHORTED  PIN3=GND  V5_ALW_ON=VBUS_IN
NOTE: RESET_N HAS AN INTERNAL PU TO V3P3_S3

SS: REBOOT

V3P3_S5

PG DELAY

V3P3_RTC

CAD NOTE: PLACE AT LED AREA
PG V3P3_S5 LED

PG DELAY

CAD NOTE: LABEL "+" AND "-" TERMINALS ON 2 PIN HDR
OFF-BOARD BATTERY

Order Number: 329682-001US