




Intel® 82571EB Gigabit Ethernet Controller

High-performance, Dual-Port Gigabit Network Connectivity for Servers and Embedded System Designs

- High-performing, PCI Express* 10/100/1000 Ethernet connection
- Dual-port, single-chip configuration simplifies designs
- Footprint compatibility with single-port Gigabit Ethernet (GbE) controllers for flexible designs



The Intelligent Way to Connect

The Intel® 82571EB Gigabit Ethernet Controller is a single, compact component with two fully integrated Gigabit Ethernet Media Access Control (MAC) and physical layer (PHY) ports. This device uses the PCI Express architecture (Rev. 1.0a), and also enables a dual-port Gigabit Ethernet implementation in a very small area, which is useful for server and workstation network designs with critical space constraints. The Intel 82571EB Gigabit Ethernet Controller provides two IEEE 802.3* Ethernet interfaces for 1000BASE-T, 100BASE-TX, and 10BASE-T applications. Both ports also integrate a Serializer-Deserializer (SerDes) to support 1000BASE-SX or 1000BASE-LX (optical fiber) and Gigabit backplane applications. In addition to managing MAC and PHY Ethernet layer functions, the controller manages PCI Express packet traffic across its transaction, link, and physical/logical layers.

On-Board Management Features

The on-board System Management Bus (SMB) and Fast Management Link (FML) ports of the Intel 82571EB Gigabit Ethernet Controller enable network manageability implementations required by IT personnel for remote control and for alerting via the LAN. With SMB, management network packets can be routed to or from a management processor. The SMB port enables industry standards, such as the Intelligent Platform Management Interface (IPMI) and Alert Standard Format (ASF) 2.0, to be implemented using the controller. In addition, connecting to a management processor via the controller's FML port allows higher-speed management traffic, such as keyboard, video and mouse (KVM) data, to be sent via the LAN to a remote management console. Both SMB and FML operation use the standard SMB protocol and allow enhanced pass-through implementations using standardized interfaces.

Features

Benefits

PCI Express* Features

Uses x4 PCI Express interface on Memory Control Hub (MCH) device	<ul style="list-style-type: none"> • Bus sharing not required • Low latency path to memory
2 Gbps peak bandwidth per direction per PCI Express lane	<ul style="list-style-type: none"> • Supports dual-port Gigabit Ethernet at wire speed
Complies with peripheral component interconnect (PCI) Power Management 1.1 and advanced configuration and power interface (ACPI) 2.0 register set (D0 & D3 power states, Network Device Class Power Management Specification 1.1)	<ul style="list-style-type: none"> • Provides PCI Express power management capabilities for PC and embedded applications
High bandwidth density per pin	<ul style="list-style-type: none"> • Less congested board routing

Gigabit MAC/PHY Advanced Features

Wide, pipelined internal data path architecture	<ul style="list-style-type: none"> • Low-latency data handling • Superior direct memory access (DMA) transfer-rate performance
Multiple, optimized transmit (Tx) and receive (Rx) queues	<ul style="list-style-type: none"> • Network packet handling without waiting or buffer overflow • Efficient packet prioritization
Dual 48 KB configurable Rx and Tx first-in/first-out (FIFO) buffers with support for error correction code (ECC)	<ul style="list-style-type: none"> • No external FIFO memory requirements • FIFO size adjustable to application • Error detection and correction for FIFO data
Support for transmission and reception of packets up to 9 Kbytes	<ul style="list-style-type: none"> • Enables use of jumbo frames
IEEE 802.3* compliant flow-control support with software-controllable pause times and threshold values	<ul style="list-style-type: none"> • Frame loss reduced from receive overruns • Hardware or software control over transmission of pause frames
Caches up to 64 packet descriptors per queue	<ul style="list-style-type: none"> • Efficient use of PCI Express bandwidth
Programmable host memory receive buffers (256 Bytes to 16 KBytes) and cache line size (64 Bytes to 128 Bytes)	<ul style="list-style-type: none"> • Efficient use of PCI Express bandwidth
Descriptor ring management hardware for Tx/Rx with optimized descriptor fetching and write-back mechanisms	<ul style="list-style-type: none"> • Simple software programming model • Efficient use of system memory and PCI Express
Mechanism for reducing interrupts from Tx/Rx operations	<ul style="list-style-type: none"> • Maximizes system performance and throughput
Integrated PHY for 10/100/1000 Mbps (full- and half-duplex)	<ul style="list-style-type: none"> • Smaller footprint, lower power dissipation compared to multi-chip MAC and PHY solutions
IEEE 802.3 auto-negotiation support	<ul style="list-style-type: none"> • Automatic link configuration for speed, duplex, flow control
IEEE 802.3 PHY compliance and compatibility	<ul style="list-style-type: none"> • Robust operation over installed base of Category-5 twisted-pair cabling
Built-in cable diagnostics and adjustments for cable faults	<ul style="list-style-type: none"> • Improved end-user troubleshooting • Tolerance of common wiring faults

Host Offloading Features

Tx/Rx IP, TCP, and UDP checksum offloading (IPv4, IPv6)	<ul style="list-style-type: none"> • Lower processor utilization
Tx TCP segmentation (IPv4, IPv6)	<ul style="list-style-type: none"> • Increased throughput and lower processor utilization • Compatible with large send offload (in Microsoft Windows* operating systems)
Packet filtering including: <ul style="list-style-type: none"> • 16 exact-matched packets (unicast or multicast) • 4096-bit hash filter for multicast frames • Promiscuous (unicast and multicast) transfer mode support • Filtering of invalid frames 	<ul style="list-style-type: none"> • Ability to use advanced packet filtering in software • Lower processor utilization
IEEE 802.1q* virtual local area network (VLAN) support with VLAN tag insertion, stripping, and packet filtering for up to 4096 VLAN tags	<ul style="list-style-type: none"> • Ability to create multiple VLAN segments

Manageability Features

Two SMB ports, one with Fast Management Link capability	<ul style="list-style-type: none"> • Allows packet routing to and from either LAN port and a Board Management Controller (BMC) such as IPMI • Manageability data transfers up to 8 Mbps peak rate
Alerting Standards Format 2.0	<ul style="list-style-type: none"> • Standard alerting capability to notify IT of system events
Advanced pass through	<ul style="list-style-type: none"> • Filtering and redirection for management packets • Support for serial text and keyboard redirection and remote floppy/CD
Preboot eXecution Environment (PXE) flash interface support (32 bit and 64 bit)	<ul style="list-style-type: none"> • Enables system boot up via the LAN • Flash interface for PXE image
Simple Network Management Protocol (SNMP) and Remote Network Monitoring (RMON) statistic counters	<ul style="list-style-type: none"> • Easy system monitoring with industry-standard consoles
SDG 3.0, Wired for Management (WfM) 3.0 and PC2001 compliant	<ul style="list-style-type: none"> • Remote network management through Desktop Management Interface (DMI) 2.0 and SNMP
Wake on LAN support	<ul style="list-style-type: none"> • Packet recognition and wake-up for LAN on motherboard applications without software configuration

Additional Device Features

Dual Integrated SerDes	<ul style="list-style-type: none">• Supports backplane and fiber optic applications
Four outputs on each port that directly drive LEDs with programmable LED functionality	<ul style="list-style-type: none">• Software-definable function (speed, link, activity) and blinking allow flexible LED signaling implementations
Internal phase-locked loop (PLL) for clock generation can use 25-MHz crystal	<ul style="list-style-type: none">• Lower component count and reduced system cost
JTAG (IEEE 1149.1*) test access port built-in silicon	<ul style="list-style-type: none">• Simplified testing using boundary scan
Loop-back capability	<ul style="list-style-type: none">• Built-in tests for silicon integrity

Characteristics

Electrical	
PCI Express signaling	<ul style="list-style-type: none">• 3.3 V
Typical targeted power dissipation (in active link state)	<ul style="list-style-type: none">• 2.8 W @ D0 1000 Mbps• 730 mW @ D3 100 Mbps (wakeup enabled)• 350 mW @ D3 wakeup disabled
Environmental	
Operating temperature	<ul style="list-style-type: none">• 1000BASE-T, 0° to 70° C (with thermal management)• 1000BASE-SX/LX (or SerDes backplane), 0° to 70° C
Storage temperature	<ul style="list-style-type: none">• -65° C to 140° C
Physical	
Implemented in 90nm complementary metal-oxide semiconductor (CMOS) process	<ul style="list-style-type: none">• Offers lowest geometry to minimize power and size while maintaining quality and reliability
Package	<ul style="list-style-type: none">• Lead-free¹ 256-pin Flip-Chip Ball Grid Array (FC-BGA) package

High-Performance Design Features

The Intel 82571EB Gigabit Ethernet Controller for PCI Express is designed for high performance and low memory latency. The device is optimized to connect to a system Memory Control Hub (MCH) using up to four PCI Express lanes. Alternatively, the controller can connect to an Input/Output (I/O) Control Hub (ICH) that has a PCI Express interface. Wide internal data paths eliminate performance bottlenecks by efficiently handling large address and data words. Combining a parallel and pipelined logic architecture optimized for Gigabit Ethernet and for independent transmit and receive queues, the controller efficiently handles packets with minimum latency. The controller includes advanced interrupt-handling features and uses efficient ring-buffer descriptor data structures, with up to 64 packet descriptors cached on chip. A large 48 KByte per port on-chip packet buffer maintains superior performance. In addition, using hardware acceleration, the controller offloads

tasks from the host, such as checksum calculations for transmission control protocol (TCP), user datagram protocol (UDP), and Internet protocol (IP); header and data splitting; and TCP segmentation.

The Intel 82571EB Gigabit Ethernet Controller package is a 17 mm x 17 mm, 256-ball grid array.

Order Codes

82571EB	<ul style="list-style-type: none">• HL82571EB
82571EB lead-free¹	<ul style="list-style-type: none">• JL82571EB



For more information, contact your Intel sales representative.

¹Lead has not been intentionally added, but lead may still exist as an impurity below 1000 ppm, or an approved RoHS exemption applies.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

*Other names and brands may be claimed as the property of others.

Copyright © 2005 Intel Corporation. All rights reserved.

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

