



# Intel® E7520/E7320/E7525 Memory Controller Hub (MCH)

Thermal/Mechanical Design Guide

---

*August 2004*

Document Number: 302403-003



**Notice:** This document contains information on products in the design phase of development. The information here is subject to change without notice. Do not finalize a design with this information. Contact your local Intel sales office or your distributor to obtain the latest specification before placing your product order.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.

Intel may make changes to specifications, product descriptions, and plans at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® E7520/E7320/E7525 Memory Controller Hub (MCH) may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available upon request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting Intel's website at <http://www.intel.com>.

Intel is a trademark or registered trademark of Intel Corporation or its subsidiaries in the United States and other countries.

\* Other brands and names may be claimed as the property of others.

Copyright © 2004, Intel Corporation. All rights reserved.

# Contents

<b>1</b>	<b>Introduction.....</b>	<b>7</b>
1.1	Design Flow .....	8
1.2	Definition of Terms .....	8
1.3	Reference Documents .....	9
<b>2</b>	<b>Packaging Technology.....</b>	<b>11</b>
2.1	Package Mechanical Requirements .....	12
<b>3</b>	<b>Thermal Specifications.....</b>	<b>13</b>
3.1	Thermal Design Power (TDP) .....	13
3.2	Die Case Temperature Specifications .....	13
<b>4</b>	<b>Thermal Simulation .....</b>	<b>15</b>
<b>5</b>	<b>Thermal Metrology.....</b>	<b>17</b>
5.1	Die Case Temperature Measurements.....	17
5.2	Power Simulation Software .....	19
<b>6</b>	<b>Reference Thermal Solution 1 .....</b>	<b>21</b>
6.1	Operating Environment .....	21
6.2	Heatsink Performance.....	21
6.3	Mechanical Design Envelope .....	22
6.4	Board-Level Components Keepout Dimensions .....	22
6.5	Torsional Clip Heatsink Thermal Solution Assembly .....	22
6.5.1	Heatsink Orientation .....	24
6.5.2	Extruded Heatsink Profiles .....	25
6.5.3	Mechanical Interface Material.....	25
6.5.4	Thermal Interface Material.....	25
6.5.5	Heatsink Clip .....	26
6.5.6	Clip Retention Anchors.....	26
6.6	Reliability Guidelines.....	27
<b>7</b>	<b>Reference Thermal Solution 2 .....</b>	<b>29</b>
7.1	Operating Environment .....	29
7.2	Heatsink Performance.....	29
7.3	Mechanical Design Envelope .....	30
7.4	Board-Level Components Keepout Dimensions .....	31
7.5	Push Pin Heatsink Thermal Solution Assembly.....	32
7.5.1	Heatsink Orientation .....	33
7.5.2	Extruded Heatsink Profiles .....	33
7.5.3	Mechanical Interface Material.....	34
7.5.4	Thermal Interface Material.....	34
7.5.5	Heatsink Retaining Fastener .....	35
7.6	Reliability Guidelines.....	35
<b>A</b>	<b>Thermal Solution Component Suppliers.....</b>	<b>37</b>
<b>B</b>	<b>Mechanical Drawings .....</b>	<b>39</b>

## Figures

1-1. Thermal Design Process.....	8
2-1. MCH Package Dimensions (Top View).....	11
2-2. MCH Package Dimensions (Side View).....	11
2-3. MCH Package Dimensions (Bottom View).....	12
5-1. Thermal Solution Decision Flowchart.....	18
5-2. Zero Degree Angle Attach Heatsink Modifications .....	18
5-3. Zero Degree Angle Attach Methodology (Top View) .....	18
6-1. Torsional Clip Heatsink Measured Thermal Performance vs. Approach Velocity .....	21
6-2. Torsional Clip Heatsink Volumetric Envelope for the Chipset MCH.....	22
6-3. Torsional Clip Heatsink Board Component Keepout .....	23
6-4. Retention Mechanism Component Keepout Zones .....	24
6-5. Torsional Clip Heatsink Assembly.....	24
6-6 Heatsink Rails to MCH Package Footprint .....	25
6-7 Torsional Clip Heatsink Extrusion Profile .....	26
7-1. Push Pin Heatsink Volumetric Envelope for the MCH .....	30
7-2. Push Pin Heatsink Board Component Keepout.....	31
7-3. Push Pin Heatsink Assembly .....	32
7-4. Push Pin Heatsink Extrusion Profile.....	33
7-5. Push Pin Heatsink Mechanical Interface Material .....	34
B-1. Torsional Clip Heatsink Assembly Drawing .....	40
B-2. Torsional Clip Heatsink Drawing.....	41
B-3. Torsional Clip Drawing .....	42

## Tables

3-1. E7520 Chipset MCH Thermal Specifications .....	13
3-2. E7320 Chipset MCH Thermal Specifications .....	13
3-3. E7525 Chipset MCH Thermal Specifications .....	14
6-1. Chomerics T710 TIM Performance as a Function of Attach Pressure .....	26
6-2. Reliability Guidelines .....	27
A-1. Torsional Clip Heatsink Thermal Solution .....	37
A-2. Push Pin Heatsink Thermal Solution .....	37
B-1. Mechanical Drawing List.....	39



## Revision History

Revision Number	Description	Revision Date
-001	<ul style="list-style-type: none"><li>Initial Release as an Intel® E7525 specific document</li></ul>	June 2004
-002	<ul style="list-style-type: none"><li>Added Intel® E7520/E7320 chipset specific information and re-titled document</li></ul>	August 2004
-003	<ul style="list-style-type: none"><li>Added "reference thermal solution rails to MCH package" footprint drawing (Figure 6-6) in Section 6.5</li></ul>	August 2004



# 1 *Introduction*

---

As the complexity of computer systems increases, so do the power dissipation requirements. Care must be taken to ensure that the additional power is properly dissipated. Typical methods to improve heat dissipation include selective use of ducting, and/or passive heatsinks.

The goals of this document are to:

- Outline the thermal and mechanical operating limits and specifications for the Intel® E7520/E7320/E7525 chipset memory controller hub (MCH).
- Describe two reference thermal solutions that meet the specification of the E7520/E7320/E7525 chipset MCH.

Properly designed thermal solutions provide adequate cooling to maintain the E7520/E7320/E7525 chipset MCH die temperatures at or below thermal specifications. This is accomplished by providing a low local-ambient temperature, ensuring adequate local airflow, and minimizing the die to local-ambient thermal resistance. By maintaining the E7520/E7320/E7525 chipset MCH die temperature at or below the specified limits, a system designer can ensure the proper functionality, performance, and reliability of the chipset. Operation outside the functional limits can degrade system performance and may cause permanent changes in the operating characteristics of the component.

The simplest and most cost effective method to improve the inherent system cooling characteristics is through careful chassis design and placement of fans, vents, and ducts. When additional cooling is required, component thermal solutions may be implemented in conjunction with system thermal solutions. The size of the fan or heatsink can be varied to balance size and space constraints with acoustic noise.


This document addresses thermal design and specifications for the E7520/E7320/E7525 chipset MCH component only. For thermal design information on other chipset components, refer to the respective component datasheet. For the PXH, refer to the *Intel® 6700PXH 64-bit PCI Hub (PXH) Thermal Design Guide*. For the ICH5R, refer to the *Intel® 82801EB I/O Controller Hub 5 (ICH5) and Intel® 82801ER I/O Controller Hub 5 R (ICH5R) Thermal Design Guide*.

**Note:** Unless otherwise specified, the term “MCH” refers to the E7520/E7320/E7525 chipset MCH.

## 1.1 Design Flow

To develop a reliable, cost-effective thermal solution, several tools have been provided to the system designer. Figure 1-1 illustrates the design process implicit to this document and the tools appropriate for each step.

**Figure 1-1. Thermal Design Process**



## 1.2 Definition of Terms

BGA	Ball grid array. A package type, defined by a resin-fiber substrate, onto which a die is mounted, bonded and encapsulated in molding compound. The primary electrical interface is an array of solder balls attached to the substrate opposite the die and molding compound.
BLT	Bond line thickness. Final settled thickness of the thermal interface material after installation of heatsink.
ICH5R	I/O controller hub. The chipset component that contains the primary PCI interface, LPC interface, USB, S-ATA, and other legacy functions.
MCH	Memory controller hub. The chipset component that contains the processor interface, the memory interface, and the hub interface.
PXH	6700PXH 64-bit PCI Hub. The chipset component that performs PCI bridging functions between the PCI Express* interface and the PCI Bus. It contains two PCI bus interfaces that can be independently configured to operate in PCI (33 or 66 MHz) or PCI-X mode 1 (66, 100 or 133 MHz), for either 32 or 64 bit PCI devices.
$T_{\text{case\_max}}$	Maximum die temperature allowed. This temperature is measured at the geometric center of the top of the package die.
$T_{\text{case\_min}}$	Minimum die temperature allowed. This temperature is measured at the geometric center of the top of the package die.



TDP Thermal design power. Thermal solutions should be designed to dissipate this target power level. TDP is not the maximum power that the chipset can dissipate.

## 1.3 Reference Documents

The reader of this specification should also be familiar with material and concepts presented in the following documents:


- *Intel® 82801EB I/O Controller Hub 5 (ICH5) and Intel® 82801ER I/O Controller Hub 5 R (ICH5R) Datasheet*
- *Intel® 82801EB I/O Controller Hub 5 (ICH5) and Intel® 82801ER I/O Controller Hub 5 R (ICH5R) Thermal Design Guide*
- *Intel® 6700PXH 64-bit PCI Hub (PXH) Thermal/Mechanical Design Guide*
- *Intel® 6700PXH 64-bit PCI Hub (PXH) Datasheet*
- *Intel® E7520 Memory Controller Hub (MCH) Datasheet*
- *Intel® E7320 Memory Controller Hub (MCH) Datasheet*
- *Intel® E7525 Memory Controller Hub (MCH) Datasheet*
- *Intel® E7525 Chipset Memory Controller Hub (MCH) Specification Update*
- *Intel® Xeon™ Processor with 800 MHz System Bus Thermal/Mechanical Design Guidelines*
- *Intel® Xeon™ Processor with 800 MHz System Bus Datasheet*
- *BGA/OLGA Assembly Development Guide*
- Various system thermal design suggestions (<http://www.formfactors.org>)

**Note:** Unless otherwise specified, these documents are available through your Intel field sales representative. Some documents may not be available at this time.





### Figure 2-3. MCH Package Dimensions (Bottom View)



## 2.1 Package Mechanical Requirements

The E7520/E7320/E7525 chipset MCH package has an exposed bare die which is capable of sustaining a maximum static normal load of 15-lbf. The package is NOT capable of sustaining a dynamic or static compressive load applied to any edge of the bare die. These mechanical load limits must not be exceeded during heatsink installation, mechanical stress testing, standard shipping conditions and/or any other use condition.

Notes:

1. The heatsink attach solutions must not include continuous stress onto the chipset package with the exception of a uniform load to maintain the heatsink-to-package thermal interface.
2. These specifications apply to uniform compressive loading in a direction perpendicular to the bare die/IHS top surface.
3. These specifications are based on limited testing for design characterization. Loading limits are for the package only

## 3 Thermal Specifications

### 3.1 Thermal Design Power (TDP)

Analysis indicates that real applications are unlikely to cause the chipset MCH to consume maximum power dissipation for sustained time periods. Therefore, in order to arrive at a more realistic power level for thermal design purposes, Intel characterizes power consumption based on known platform benchmark applications. The resulting power consumption is referred to as the Thermal Design Power (TDP). TDP is the target power level that the thermal solutions should be designed to. TDP is not the maximum power that the chipset can dissipate.

For TDP specifications, see Table 3-1 for the E7520 chipset MCH, Table 3-2 for the E7320 chipset MCH, and Table 3-3 for the E7525 chipset MCH. FC-BGA packages have poor heat transfer capability into the board and have minimal thermal capability without a thermal solution. Intel recommends that system designers plan for a heatsink when using the E7520/E7320/E7525 chipsets.

### 3.2 Die Case Temperature Specifications

To ensure proper operation and reliability of the E7520/E7320/E7525 chipset MCH, the die temperatures must be at or between the maximum/minimum operating temperature ranges as specified in Table 3-1, Table 3-2 and Table 3-3. System and/or component level thermal solutions are required to maintain these temperature specifications. Refer to Chapter 5 for guidelines on accurately measuring package die temperatures.

**Table 3-1. E7520 Chipset MCH Thermal Specifications**

Parameter	Value	Notes
T <sub>case_max</sub>	105°C	
T <sub>case_min</sub>	5°C	
TDP <sub>dual channel</sub>	10.0W	DDR-266
TDP <sub>single channel</sub>	8.0W	DDR-266
TDP <sub>dual channel</sub>	10.0W	DDR-333
TDP <sub>single channel</sub>	8.5W	DDR-333
TDP <sub>dual channel</sub>	9.7W	DDR2-400
TDP <sub>single channel</sub>	9.1W	DDR2-400

**Note:** These specifications are based on silicon characterization, however, they may be updated as further data becomes available.

**Table 3-2. E7320 Chipset MCH Thermal Specifications**

Parameter	Value	Notes
T <sub>case_max</sub>	105°C	
T <sub>case_min</sub>	5°C	
TDP <sub>dual channel</sub>	9.2W	DDR-266

Parameter	Value	Notes
TDP <sub>dual channel</sub>	9.2W	DDR-333
TDP <sub>dual channel</sub>	8.9W	DDR2-400

**Note:** These specifications are based on silicon characterization, however, they may be updated as further data becomes available.

**Table 3-3. E7525 Chipset MCH Thermal Specifications**

Parameter	Value	Notes
T <sub>case_max</sub>	105°C	
T <sub>case_min</sub>	5°C	
TDP <sub>dual channel</sub>	10.1W	DDR-333
TDP <sub>dual channel</sub>	9.2W	DDR2-400
TDP <sub>single channel</sub>	7.3W	DDR2-400

**Note:** These specifications are based on silicon characterization, however, they may be updated as further data becomes available.



## 4 *Thermal Simulation*

---

Intel provides thermal simulation models of the E7520/E7320/E7525 chipset MCH and associated user's guides to aid system designers in simulating, analyzing, and optimizing their thermal solutions in an integrated, system-level environment. The models are for use with the commercially available Computational Fluid Dynamics (CFD)-based thermal analysis tool FLOTHERM\* (version 3.1 or higher) by Flomerics, Inc. These models are also available in ICEPAK\* format. Contact your Intel field sales representative to order the thermal models and user's guides.





## 5 Thermal Metrology

---

The system designer must make temperature measurements to accurately determine the thermal performance of the system. Intel has established guidelines for proper techniques to measure the MCH die temperatures. Section 5.1 provides guidelines on how to accurately measure the MCH die temperatures. Section 5.2 contains information on running an application program that will emulate anticipated maximum thermal design power. The flowchart in Figure 5-1 offers useful guidelines for thermal performance and evaluation.

### 5.1 Die Case Temperature Measurements

To ensure functionality and reliability, the  $T_{case}$  of the MCH must be maintained at or between the maximum/minimum operating range of the temperature specification as noted in Table 3-1 and Table 3-3. The surface temperature at the geometric center of the die corresponds to  $T_{case}$ . Measuring  $T_{case}$  requires special care to ensure an accurate temperature measurement.

Temperature differences between the temperature of a surface and the surrounding local ambient air can introduce errors in the measurements. The measurement errors could be due to a poor thermal contact between the thermocouple junction and the surface of the package, heat loss by radiation and/or convection, conduction through thermocouple leads, and/or contact between the thermocouple cement and the heatsink base (if a heatsink is used). For maximize measurement accuracy, only the 0° thermocouple attach approach is recommended.

#### Zero Degree Angle Attach Methodology

1. Mill a 3.3 mm (0.13 in.) diameter and 1.5 mm (0.06 in.) deep hole centered on the bottom of the heatsink base.
2. Mill a 1.3 mm (0.05 in.) wide and 0.5 mm (0.02 in.) deep slot from the centered hole to one edge of the heatsink. The slot should be parallel to the heatsink fins (see Figure 5-2).
3. Attach thermal interface material (TIM) to the bottom of the heatsink base.
4. Cut out portions of the TIM to make room for the thermocouple wire and bead. The cutouts should match the slot and hole milled into the heatsink base.
5. Attach a 36 gauge or smaller calibrated K-type thermocouple bead or junction to the center of the top surface of the die using a high thermal conductivity cement. During this step, ensure no contact is present between the thermocouple cement and the heatsink base because any contact will affect the thermocouple reading. **It is critical that the thermocouple bead makes contact with the die** (see Figure 5-3).
6. Attach heatsink assembly to the MCH and route thermocouple wires out through the milled slot.

Figure 5-1. Thermal Solution Decision Flowchart




Figure 5-2. Zero Degree Angle Attach Heatsink Modifications





Figure 5-3. Zero Degree Angle Attach Methodology (Top View)



## 5.2 Power Simulation Software

The power simulation software is a utility designed to dissipate the thermal design power on an E7520/E7320/E7525 chipset MCH when used in conjunction with the Xeon Processor with 800 MHz System Bus. The combination of the above mentioned processor and the higher bandwidth capability of the E7520/E7320/E7525 chipsets enable higher levels of system performance. To assess the thermal performance of the chipset MCH thermal solution under “worst-case realistic application” conditions, Intel is developing a software utility that operates the chipset at near worst-case thermal power dissipation.

The power simulation software being developed should only be used to test thermal solutions at or near the thermal design power. Figure 5-1. shows a decision flowchart for determining thermal solution needs. Real world applications may exceed the thermal design power limit for transient time periods. For power supply current requirements under these transient conditions, please refer to each component's datasheet for the ICC (Max Power Supply Current) specification. Contact your Intel field sales representative to order the power utility software and user's guide.



## 6 Reference Thermal Solution 1

Intel has developed two different reference thermal solutions designed to meet the cooling needs of the E7520/E7320/E7525 chipset MCH under operating environments and specifications defined in this document. This chapter describes the overall requirements for the Torsional Clip Heatsink reference thermal solution including critical-to-function dimensions, operating environment, and validation criteria. Other chipset components may or may not need attached thermal solutions, depending on your specific system local-ambient operating conditions. For information on the PXH, refer to thermal specification in the *Intel® 6700PXH 64-bit PCI Hub (PXH) Thermal/Mechanical Design Guide*. For information on the ICH5R, refer to thermal specification in the *Intel® 82801EB I/O Controller Hub 5 (ICH5) and Intel® 82801ER I/O Controller Hub 5 R (ICH5R) Thermal Design Guide*.


### 6.1 Operating Environment

The chipset MCH reference thermal solution was designed assuming a maximum local-ambient temperature of 50°C. The minimum recommended airflow velocity through the cross section of the heatsink fins is 200 linear feet per minute (lfm). The approaching airflow temperature is assumed to be equal to the local-ambient temperature. The thermal designer must carefully select the location to measure airflow to obtain an accurate estimate. These local-ambient conditions are based on a 35°C external-ambient temperature at sea level. (External-ambient refers to the environment external to the system.)

### 6.2 Heatsink Performance

Figure 6-1 depicts the measured thermal performance of the reference thermal solution versus approach air velocity. Since this data was measured at sea level, a correction factor would be required to estimate thermal performance at other altitudes.

**Figure 6-1. Torsional Clip Heatsink Measured Thermal Performance vs. Approach Velocity**




## 6.3 Mechanical Design Envelope

While each design may have unique mechanical volume and height restrictions or implementation requirements, the height, width, and depth constraints typically placed on the E7520/E7320/E7525 chipset MCH thermal solution are shown in Figure 6-2.

When using heatsinks that extend beyond the chipset MCH reference heatsink envelope shown in Figure 6-2, any motherboard components placed between the heatsink and motherboard cannot exceed 2.46 mm (0.10 in.) in height.

**Figure 6-2. Torsional Clip Heatsink Volumetric Envelope for the Chipset MCH**



## 6.4 Board-Level Components Keepout Dimensions

The location of hole pattern and keepout zones for the reference thermal solution are shown in Figure 6-3. and Figure 6-4. This reference thermal solution has the same hole pattern and keepout zones as that of the Intel® E7500/E7501/E7505 chipset.

## 6.5 Torsional Clip Heatsink Thermal Solution Assembly

The reference thermal solution for the chipset MCH is a passive extruded heatsink with thermal interface. It is attached using a clip with each end hooked through an anchor soldered to the board. Figure 6-5 shows the reference thermal solution assembly and associated components. Figure 6-6

shows the position of the heatsink rails relative to the MCH package top surface. The torsional clip and the clip retention anchor are the same as the one used on the E7500/E7501/E7505 reference thermal solution.

Full mechanical drawings of the thermal solution assembly and the heatsink clip are provided in Appendix B. Appendix A contains vendor information for each thermal solution component.

**Figure 6-3. Torsional Clip Heatsink Board Component Keepout**






Figure 6-4. Retention Mechanism Component Keepout Zones



### 6.5.1 Heatsink Orientation


Since this solution is based on a unidirectional heatsink, mean airflow direction must be aligned with the direction of the heatsink fins.

Figure 6-5. Torsional Clip Heatsink Assembly





**Figure 6-6. Heatsink Rails to MCH Package Footprint**



## 6.5.2 Extruded Heatsink Profiles

The reference thermal solution uses an extruded heatsink for cooling the chipset MCH. Figure 6-7 shows the heatsink profile. Appendix A lists a supplier for this extruded heatsink. Other heatsinks with similar dimensions and increased thermal performance may be available. Full mechanical drawing of this heatsink is provided in Appendix B.

## 6.5.3 Mechanical Interface Material

There is no mechanical interface material associated with this reference solution.

## 6.5.4 Thermal Interface Material

A TIM provides improved conductivity between the die and heatsink. The reference thermal solution uses Chomerics T-710\*, 0.127 mm (0.005 in.) thick, 12.7 mm x 12.7 mm (0.5 in. x 0.5 in.) square.

Note: Unflowed or “dry” Chomerics T710 has a material thickness of 0.005 inch. The flowed or “wet” Chomerics T710 has a material thickness of ~0.0025 inch after it reaches its phase change temperature.

### 6.5.4.1 Effect of Pressure on TIM Performance

As mechanical pressure increases on the TIM, the thermal resistance of the TIM decreases. This phenomenon is due to the decrease of the bond line thickness (BLT). BLT is the final settled thickness of the thermal interface material after installation of heatsink. The effect of pressure on the thermal resistance of the Chomerics T710 TIM is shown in Table 6-1. The heatsink clip provides enough pressure for the TIM to achieve a thermal conductivity of 0.17°C inch<sup>2</sup>/W.


**Table 6-1. Chomerics T710 TIM Performance as a Function of Attach Pressure**

Pressure (psi)	Thermal Resistance ( $^{\circ}\text{C} \times \text{in}^2/\text{W}$ )
5	0.37
10	0.30
20	0.21
30	0.17

**NOTE:** All measured at 50°C.

### 6.5.5 Heatsink Clip

The reference solution uses a wire clip with hooked ends. The hooks attach to wire anchors to fasten the clip to the board. See Appendix B for a mechanical drawing of the clip.

**Figure 6-7. Torsional Clip Heatsink Extrusion Profile**

### 6.5.6 Clip Retention Anchors

For E7520/E7320/E7525 chipset-based platforms that have very limited board space, a clip retention anchor has been developed to minimize the impact of clip retention on the board. It is based on a standard three-pin jumper and is soldered to the board like any common through-hole header. A new anchor design is available with 45° bent leads to increase the anchor attach reliability over time. See Appendix A for the part number and supplier information.

## 6.6 Reliability Guidelines

Each motherboard, heatsink and attach combination may vary the mechanical loading of the component. Based on the end user environment, the user should define the appropriate reliability test criteria and carefully evaluate the completed assembly prior to use in high volume. Some general recommendations are shown in Table 6-2.

**Table 6-2. Reliability Guidelines**

Test <sup>(1)</sup>	Requirement	Pass/Fail Criteria <sup>(2)</sup>
Mechanical Shock	50 g, board level, 11 msec, 3 shocks/axis	Visual Check and Electrical Functional Test
Random Vibration	7.3 g, board level, 45 min/axis, 50 Hz to 2000 Hz	Visual Check and Electrical Functional Test
Temperature Life	85°C, 2000 hours total, checkpoints at 168, 500, 1000, and 2000 hours	Visual Check
Thermal Cycling	–5°C to +70°C, 500 cycles	Visual Check
Humidity	85% relative humidity, 55°C, 1000 hours	Visual Check

1. It is recommended that the above tests be performed on a sample size of at least twelve assemblies from three lots of material.
2. Additional pass/fail criteria may be added at the discretion of the user.



## 7 **Reference Thermal Solution 2**

---

Intel has two different reference thermal solutions designed to meet the coolings needs of the E7520/E7320/E7525 chipset MCH under operating environments and specifications defined in this document. This chapter describes the overall requirements for the Push Pin Heatsink reference thermal solution including critical-to-function dimensions, operating environment, and validation criteria. Other chipset components may or may not need attached thermal solutions, depending on your specific sytem local-ambient operating conditions. For information on the PXH, refer to thermal specification in the *Intel® 6700PXH 64-bit PCI Hub (PXH) Thermal/Mechanical Design Guide*. For information on the ICH5R, refer to thermal specification in the *Intel® 82801EB I/O Controller Hub 5 (ICH5) and Intel® 82801ER I/O Controller Hub 5 R (ICH5R) Thermal Design Guide*.

### 7.1 **Operating Environment**

The chipset MCH reference thermal solution was designed assuming a maximum local-ambient temperature of 50°C. The minimum recommended airflow velocity through the cross section of the heatsink fins is 400 linear feet per minute (lfm). The approaching airflow temperature is assumed to be equal to the local-ambient temperature. The thermal designer must carefully select the location to measure airflow to obtain an accurate estimate. These local-ambient conditions are based on a 35°C external-ambient temperature at sea level. (External-ambient refers to the environment external to the system.)

### 7.2 **Heatsink Performance**


Please request actual measured data from the enabled supplier identified in Appendix A.

## 7.3 Mechanical Design Envelope

While each design may have unique mechanical volume and height restrictions or implementation requirements, the height, width, and depth constraints typically placed on the E7520/E7320/E7525 chipset MCH thermal solution are shown in Figure 7-1.

When using heatsinks that extend beyond the MCH reference heatsink envelope shown Figure 7-1, any motherboard components placed between the heatsink and motherboard cannot exceed 2.46 mm (0.10 in.) in height.


**Figure 7-1. Push Pin Heatsink Volumetric Envelope for the MCH**



## 7.4 Board-Level Components Keepout Dimensions

The location of hole pattern and keepout zones for the reference thermal solution are shown in Figure 7-2.

**Figure 7-2. Push Pin Heatsink Board Component Keepout**




## 7.5 Push Pin Heatsink Thermal Solution Assembly

The reference thermal solution for the chipset MCH is a passive extruded heatsink with thermal and mechanical interfaces. It is attached to the board by using two push pin fasteners. Figure 7-3 shows the reference thermal solution assembly and the associated components.

Please request mechanical drawings of this thermal solution from the enabled supplier identified in Appendix A.

**Figure 7-3. Push Pin Heatsink Assembly**






## 7.5.1 Heatsink Orientation

Since this solution is based on a unidirectional heatsink, mean airflow direction must be aligned with the direction of the heatsink fins.

## 7.5.2 Extruded Heatsink Profiles

The reference thermal solution uses an extruded heatsink for cooling the chipset MCH. Figure 7-4 shows the heatsink profile. Appendix A lists a supplier for this extruded heatsink. Other heatsinks with similar dimensions and increased thermal performance may be available. For mechanical drawings of this thermal solution, contact the enabled supplier identified in Appendix A.


**Figure 7-4. Push Pin Heatsink Extrusion Profile**



### 7.5.3 Mechanical Interface Material

Intel recommends the use of a mechanical interface material to avoid cracking of the exposed die under loading. The interface material reduces mechanical loads experienced by the die. The reference thermal solution uses a picture frame gasket of 0.85 mm (0.033 in.) thick Poron KH-30\* foam. The foam gasket is a one-piece design as showing in Figure 7-5.

**Figure 7-5. Push Pin Heatsink Mechanical Interface Material**



### 7.5.4 Thermal Interface Material

A thermal interface material provides improved conductivity between the die and the heatsink. The reference thermal solution uses Shin-Etsu G-751, 0.15 mm (0.006 in.) thick, 16 mm x 16mm (0.63 in. x 0.63 in.) square.

### **7.5.5 Heatsink Retaining Fastener**

The reference solution uses two heatsink retaining push pins. The fasteners attach the heatsink to the motherboard by expanding its prong to snap into each of the two heatsink mounting hole. These fasteners are intended to be used on a 0.062" thickness motherboard. For mechanical drawings of this fastener, contact the enabled supplier identified in Appendix A.

## **7.6 Reliability Guidelines**

Please refer to Section 6.6 for detail.



# A Thermal Solution Component Suppliers

**Table A-1. Torsional Clip Heatsink Thermal Solution**

Part	Intel Part Number	Supplier (Part Number)	Contact Information
Heatsink Assembly includes: <ul style="list-style-type: none"> <li>Unidirectional Fin Heatsink</li> <li>Thermal Interface Material</li> <li>Torsional Clip</li> </ul>	C76432-001	CCI/ACK*	Harry Lin (USA) - 714-739-5797 hlinack@aol.com Monica Chih (Taiwan) 866-2-29952666, x131 monica_chih@ccic.com.tw
Undirectional Fin Heatsink (42.34 x 42.34 x 31.1 mm)	C76431-001	CCI/ACK	Harry Lin (USA) - 714-739-5797 hlinack@aol.com Monica Chih (Taiwan) 866-2-29952666, x131 monica_chih@ccic.com.tw
Thermal Interface (T-710)	689850-001	Chomerics 69-12-21545-T710*	Todd Sousa (USA) - 360-606-8171 tsousa@parker.com
Heatsink Attach Clip	A69230-001	CCI/ACK	Harry Lin (USA) - 714-739-5797 hlinack@aol.com Monica Chih (Taiwan) 866-2-29952666, x131 monica_chih@ccic.com.tw
		Foxconn	Bob Hall (USA) - 503-693-3509, x235 bhall@foxconn.com
Solder-Down Anchor	A13494-005	Foxconn (HB96030-DW)	Julia Jiang (USA) - 408-919-6178 juliaj@foxconn.com

**Table A-2. Push Pin Heatsink Thermal Solution**

Part	Intel Part Number	Supplier (Part Number)	Contact Information
Heatsink Assembly includes: <ul style="list-style-type: none"> <li>Unidirectional Fin Heatsink</li> <li>Heatsink Shroud</li> <li>Thermal Interface Material</li> <li>Mechanical Interface Material</li> <li>Retaining Fastener</li> </ul>	N/A	AVC (S940200001 v1)	David Chao (Taiwan) 886-2-22996930, x619 david_chao@avc.com.tw

**Note:** The enabled components may not be currently available from all suppliers. Contact the supplier directly to verify time of component availability.




## B *Mechanical Drawings*

---

**Table B-1. Mechanical Drawing List**


Drawing Description	Figure Number
Torsional Clip Heatsink Assembly Drawing	Figure B-1
Torsional Clip Heatsink Drawing	Figure B-2
Torsional Clip Drawing	Figure B-3

Figure B-1. Torsional Clip Heatsink Assembly Drawing





### Figure B-2. Torsional Clip Heatsink Drawing



THIS DRAWING CONTAINS INTEL CORPORATION CONFIDENTIAL INFORMATION. IT IS DISCLOSED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED, REPRODUCED, DISPLAYED OR MODIFIED, WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

4 3 3 4

DWG. NO. A69230 SHT. 1 REV.

SECTION A-A  
SCALE 3.000

HEATSINK RETAINING CLIP

INTEL<sup>®</sup> 2200 MISSION COLLEGE BLVD.  
P.O. BOX 58119  
SANTA CLARA, CA 95052-8119

DESIGNED BY DATE  
DRAWN BY DATE  
CHECKED BY DATE  
APPROVED BY DATE

UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. DIMENSIONS IN PARENTHESES ARE IN MILLIMETERS. DIMENSIONS IN BRACKETS ARE IN MILLIMETERS.

THIRD ANGLE PROJECTION

SIZE B X  
CAGE CODE X  
DRAWING NUMBER A69230  
REV

SCALE: 1.000 [DO NOT SCALE DRAWING] SHEET 1 OF 1

NOTES:

- ITEM IDENTIFICATION NUMBER IS A69230-001.
- INSIDE BEND RADIUS TO BE .061 UNLESS OTHERWISE SPECIFIED
- PART SHALL BE DEGREASED, WASHED, AND FREE OF OIL AND/OR DIRT MARKS.
- INTEL PROCUREMENT SPECIFICATION A02160 SHALL APPLY.
- ELECTRONIC DATA FOR THIS FILE EXISTS.
- BREAK ALL SHARP EDGES, REMOVE ALL BURRS.